

ECE-111 (SP24): Final Project Part I

Designs	Secure Hash Algorithm (SHA-256)
Deadline	Jun 8, 2024 at 11:59pm
Max. late days	0

Final Project Guidelines

□ Final Project Includes:

- **Part-1** : Develop SHA256 RTL model
- **Part-2** : Develop bitcoin hashing RTL model using SHA256 hash function
 - **2a** : Serial Implementation
 - **2b** : Parallel Implementation

□ Testbench will be provided for both Part-1 and Part-2:

- Expected behavior of SHA256 and bitcoin model will be implemented in testbench
- If RTL model does not generate correct hash value, then testbench will generate failure message otherwise it will generate success messages.
- Students have to ensure RTL models developed work as per the expectations

Final Project Guidelines

□ Final Project Submission :

- Due date is **Jun 8th 2024 by 11.59 PM** (No further extension beyond this date)
- Project report submitted after **Jun 8th** will not be accepted even for partial credit
- There is no presentation to be performed by each group on their final implementation
- Final report should include both **SHA256** and **Bitcoin** model implementation results and details
- **Note :**
 - Specifics details on what should final project submission include will be provided to students
 - Specific files along with project report will be required to be submitted along with report.
 - List of all files will be provided to students
 - Project goals such as speed, area, timing, etc will be provided to students


□ Project Discussion Sessions :

- Teaching staff (TA's) will conduct project discussion sessions and office hours
- Students can reach out to TA' and Tutor to help with final project either in their office hours and/or through 1-1 zoom sessions. Students should request for such 1-1 session if required.
- Specific project discussion sessions conducted by instructor will be announced on piazza

What is Secure Hash Algorithm (SHA256) ?

□ SHA stands for “Secure Hash Algorithm”

- It is a cryptographic method of converting input data of any kind and size, into a string of fixed number of characters



□ Goal is to compute a unique hash value for any input data or message



□ No matter the size of the input, the output is the fixed size message digest

□ There are multiple SHA Algorithms

- **SHA-1** : Input message up to $<2^{64}$ bits produces **160-bit** output hash value (a.k.a message digest)
- **SHA-2** : Input message up to 2^{64} bits produces **256-bit** output hash value
- **SHA-3** : Input message of 2^{128} bits produces **512-bit** output hash value

What is Secure Hash Algorithm (SHA256) ?

- In SHA-256 messages up to 2^{64} bits (2.3 billion gigabytes) are transformed into 256-bit digest




SHA256 Properties

□ **Cryptographic hashing function needs to have certain properties in order to be completely secured. These are :**

- Compression
- Avalanche Effect
- Determinism
- Pre-Image Resistant (One Way Function)
- Collision Resistance
- Efficient (Quick Computation)

Compression


- Output hash should be a fixed number of characters, regardless of the size of the input message !



Avalanche Effect


- A minimal change in the input change the output hash value dramatically !

- This is helpful to prevent hacker to predict output hash value by trial and error method



Determinism


- Same input must always generate the same output by different systems
 - Any machine in the world which understands hashing algorithm should able generate same output hash value for a same input message



Pre-Image Resistant (One-Way) And Efficient

❑ Secure hashing algorithm should be a One-Way function

- No algorithm to reverse the hashing process to retrieve the original input message
 - Only way is trial and error method, to try each possible input combination to find matching hash value. Not practical !
- If input message can be retrieved from output hash value then the whole concept will fail !





db2c26da2750dea1add7d7677c22d6dc
b6dc4e2674357c82c39bb96d563f0578

❑ Efficient : Creating the output hash should be a fast process that doesn't make heavy use of computing power

- Should not need supercomputers or high end machines to generate hash !
- More feasible for usage !

Hashing vs Encryption

- Encryption is reversible as original message can be retrieved but Hashing has to be irreversible !



Collision Resistance

❑ Hashing Function suffers from the same birthday problem

▪ What is a birthday problem !

- Two people can share same birthday as there are **365 days** in a year and there are **7.7+ billion** human beings on earth as of year 2020
 - Tyron's birthday is on June 1 → **152** (day of the year)
 - Jenny's birthday is on December 31 → **365** (day of the year)
 - Sasha's birthday is on June 1 → **152** (day of the year) – **shares Birthday hash 152 with Tyron**

▪ In rare occasions hashing may produce hash collision ! – Similar to Birthday Hash Problem

- Since input can be any large combination values and output is smaller fixed value, so it is theoretically possible to find two input messages having same output hash value




Collision Resistance

❑ Hashing algorithm should be rigorous and it must withstand collision !

- Hackers may take advantage of hash collision
- To avoid hash collision, the output length of the hash value can be large enough so that birthday attack becomes computationally infeasible
 - Example : Document hashed with SHA512 is more robust compared to SHA256 as possibility of two inputs to generate same long hash value is almost none !




Db2c26da2750dea1add7d7677c22d6dc
b6dc4e2674357c82c39bb96d563f0578
78FGHWQ23409J5639bb96d77752190
8789VBDWTROPUTGHJKLMNOPTT891



Two different input blocks with same output hash value
should be practically impossible even though
theoretically possible !


Applications of SHA256 : Verifying File Integrity




- Software manufacturer wants to ensure that the executable file is received by users without modification
- Sends out the file to users and publishes its hash in NY Times
- The goal is integrity, not secrecy
- Idea: given **goodFile** and **hash(goodFile)**, very hard to find **badFile** such that **hash(goodFile)=hash(badFile)**

Applications of SHA256 : Storing and Validating Password

First Time Account Registration and
Password Creation




Re-Login



- ❑ Instead of storing password directly, password is stored in database as a hash value.
- ❑ When user enters the password, first hash is created from the password and then hash value is checked against the originally stored hash value before granting the access

SHA256 Algorithm




SHA256 Algorithm

Compression Function includes two steps : Work Expansion followed by SHA256 operation


Step 1: Word Expansion

```
for (t = 0; t < 64; t++) begin
    if (t < 16) begin
        w[t] = dpsram_tb[t]; // Get Input Message 512-bit block and store in Wt array
    end else begin
        s0 = rightrotate(w[t-15], 7) ^ rightrotate(w[t-15], 18) ^ (w[t-15] >> 3);
        s1 = rightrotate(w[t-2], 17) ^ rightrotate(w[t-2], 19) ^ (w[t-2] >> 10);
        w[t] = w[t-16] + s0 + w[t-7] + s1;
    end
end
```



Step 2: SHA256 Operation

Performed 64 times
 $t = 0$ to 63



SHA256 Algorithm

□ General Assumptions

- Input message must be $\leq 2^{64}$ bits
- Message is processed in 512-bit blocks sequentially
- Message digest (output hash value) is 256 bits


SHA256 Algorithm

□ Step 1: Append padding bits (1 and 0's)

- A L -bit message M is padded in the following manner:
 - Add a single “1” to the end of M
 - Then pad message with “0’s” until the length of message is congruent to 448, modulo 512 (which means pad with 0’s until message is 64-bits less than some multiple of 512).

□ Step 2 : Append message length bits in 0 to 63 bit position

- Since SHA256 supports until 2^{64} input message size, 64 bits are required to append message length




- L = Length of original message
- P = Padded bits

Append 1
After Message

SHA256 Algorithm

□ Example : Lets say, original Message is $L = 640$ bits

- Since message blocks have minimum 512 chunks, to fit original message of 640 bits in 512 bits chunks, it would require 2 message blocks ($n = 2$)
 - **M0** (first block) Size = 512 bits (no padding required)
 - **M1** (second block) Size = 512 bits after padding
 - **512 bits** = 128 bits of original message + 1 bit for appending '1' + 319 bits of 0's + 64 bit message length
 - **Message length**=decimal value 640 stored in 0 to 63 bits



SHA256 Algorithm

□ Step 3 : Buffer Initialization

- Initialize message digest (MD) buffers / output hash to these 8 32-bit words

H0 = 6a09e667

H1 = bb67ae85

H2 = 3c6ef372

H3 = a54ff53a

H4 = 510e527f

H5 = 9b05688c

H6 = 1f83d9ab

H7 = 5be0cd19

SHA256 Algorithm

□ Step 4 : Processing of the message (algorithm)

- Divide message M into 512-bit blocks, $M_0, M_1, \dots M_j, \dots$
- Process each M_j sequentially, one after the other
- Input:
 - W_t : a 32-bit word from the message
 - K_t : a constant array
 - $H_0, H_1, H_2, H_3, H_4, H_5, H_6, H_7$: current MD (Message Digest)
- Output:
 - $H_0, H_1, H_2, H_3, H_4, H_5, H_6, H_7$: new MD (Message Digest)

SHA256 Algorithm

□ Step 4 : Cont'd

- At the beginning of processing each M_j , initialize
 $(A, B, C, D, E, F, G, H) = (H_0, H_1, H_2, H_3, H_4, H_5, H_6, H_7)$
- Then 64 processing rounds of 512-bit blocks
- Each step t ($0 \leq t \leq 63$): Word expansion for W_t
 - If $t < 16$
 - $W_t = t^{\text{th}}$ 32-bit word of block M_j
 - If $16 \leq t \leq 63$
 - $s_0 = (W_{t-15} \text{ rightrotate } 7) \text{ xor } (W_{t-15} \text{ rightrotate } 18) \text{ xor } (W_{t-15} \text{ rightshift } 3)$
 - $s_1 = (W_{t-2} \text{ rightrotate } 17) \text{ xor } (W_{t-2} \text{ rightrotate } 19) \text{ xor } (W_{t-2} \text{ rightshift } 10)$
 - $W_t = W_{t-16} + s_0 + W_{t-7} + s_1$

SHA256 Algorithm

□ Step 4: Cont'd

■ K_t constants

$K [0..63] = 0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5,$
 $0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5, 0xd807aa98,$
 $0x12835b01, 0x243185be, 0x550c7dc3, 0x72be5d74, 0x80deb1fe,$
 $0x9bdc06a7, 0xc19bf174, 0xe49b69c1, 0xefbe4786, 0xfc19dc6,$
 $0x240ca1cc, 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da,$
 $0x983e5152, 0xa831c66d, 0xb00327c8, 0xbf597fc7, 0xc6e00bf3,$
 $0xd5a79147, 0x06ca6351, 0x14292967, 0x27b70a85, 0x2e1b2138,$
 $0x4d2c6dfc, 0x53380d13, 0x650a7354, 0x766a0abb, 0x81c2c92e,$
 $0x92722c85, 0xa2bfe8a1, 0xa81a664b, 0xc24b8b70, 0xc76c51a3,$
 $0xd192e819, 0xd6990624, 0xf40e3585, 0x106aa070, 0x19a4c116,$
 $0x1e376c08, 0x2748774c, 0x34b0bcb5, 0x391c0cb3, 0x4ed8aa4a,$
 $0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814,$
 $0x8cc70208, 0x90beffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2$

SHA256 Algorithm

□ Step 4 : Cont'd

- Each step t ($0 \leq t \leq 63$):

Σ_0 $S_0 = (\text{A rightrotate } 2) \text{ xor } (\text{A rightrotate } 13) \text{ xor } (\text{A rightrotate } 22)$

Ma $\text{maj} = (\text{A and B}) \text{ xor } (\text{A and C}) \text{ xor } (\text{B and C})$


$$t_2 = S_0 + \text{maj}$$

Σ_1 $S_1 = (\text{E rightrotate } 6) \text{ xor } (\text{E rightrotate } 11) \text{ xor } (\text{E rightrotate } 25)$

Ch $\text{ch} = (\text{E and F}) \text{ xor } ((\text{not E}) \text{ and G})$

$$t_1 = \text{H} + S_1 + \text{ch} + K[t] + W[t]$$

$$(\text{A}, \text{B}, \text{C}, \text{D}, \text{E}, \text{F}, \text{G}, \text{H}) = (t_1 + t_2, \text{A}, \text{B}, \text{C}, \text{D} + t_1, \text{E}, \text{F}, \text{G})$$



SHA256 Algorithm

□ Step 4 : Cont'd

- Finally, when all 64 steps have been processed, set

$$H_0 = H_0 + a$$

$$H_1 = H_1 + b$$

$$H_2 = H_2 + c$$

$$H_3 = H_3 + d$$

$$H_4 = H_4 + e$$

$$H_5 = H_5 + f$$


$$H_6 = H_6 + g$$

$$H_7 = H_7 + h$$

□ Step 5 : Output


- When all M_j have been processed, the 256-bit hash of M is available in $H_0, H_1, H_2, H_3, H_4, H_5, H_6, H_7$

SHA256 Algorithm Flow Chart for FSM Designing



Module Interface

- Wait in idle state for **start**, read message starting at **message_addr** and write final hash {H0, H1, H2, H3, H4, H5, H6, H7} in 8 words to memory starting at **output_addr**. **message_addr** and **output_addr** are word addresses.
- Message size is “hardcoded” to 20 words (640 bits).
- Set **done** to 1 when finished.
- Testbench has memory defined named “dpsram[0:16383]” which has all 20 word of input message available



Module Interface

- Write the final hash $\{H_0, H_1, H_2, H_3, H_4, H_5, H_6, H_7\}$ in 8 words to memory starting at **output_addr** as follows:


```
mem_addr <= output_addr;  
mem_write_data <= H0;  
  
mem_addr <= output_addr + 1;  
mem_write_data <= H1;  
  
...  
  
mem_addr <= output_addr + 7;  
mem_write_data <= H7;
```

output_addr	H0
output_addr + 1	H1
output_addr + 2	H2
output_addr + 3	H3
output_addr + 4	H4
output_addr + 5	H5
output_addr + 6	H6
output_addr + 7	H7

Module Interface

- Your assignment is to design the yellow box:

```
module simplified_sha256(input logic clk, reset_n, start,  
                         input logic [15:0] message_addr, output_addr,  
                         output logic done, mem_clk, mem_we,  
                         output logic [15:0] mem_addr,  
                         output logic [31:0] mem_write_data,  
                         input logic [31:0] mem_read_data);  
  
    ...  
endmodule
```



No Inferred Megafunctions or Latches

In your Quartus compilation message ensure :


- **No inferred megafunctions:** Most likely caused by block memories or shift-register replacement. Can turn OFF “Automatic RAM Replacement” and “Automatic Shift Register Replacement” in “Advanced Settings (Synthesis)”. If you still see “inferred megafunctions”, contact Professor. Your design will not pass if it has inferred megafunctions.
- **No inferred latches:** Your design will not pass if it has inferred latches.

No Block Memory Bits

- ❑ In your bitcoin_hash.fit it must say **Total block memory bits is 0** (otherwise will not pass).

```
+--+
; Fitter Summary
+-----+-----+
; Fitter Status ; Successful - Wed May 09 15:37:04 2018 ;
; Quartus Prime Version ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name ;
; Top-level Entity Name ; bitcoin_hash
; Family ; bitcoin_hash
; Device ; Arria II GX
; Timing Models ; EP2AGX45DF29I5
; Logic utilization ; Final
; Combinational ALUTs ; 8 %
; Memory ALUTs ; 2,009 / 36,100 ( 6 % )
; Dedicated logic registers ; 0 / 18,050 ( 0 % )
; Total registers ; 1,257 / 36,100 ( 3 % )
; Total pins ; 1257
; Total virtual pins ; 118 / 404 ( 29 % )
; Total block memory bits ; 0 / 2,930,804 ( 0 % )
; DSP block 18-bit elements ; 0 / 232 ( 0 % )
;
```

- ❑ If not, go to “Assignments→Settings” in Quartus, go to “Compiler Settings”, click “Advanced Settings (Synthesis)”
- ❑ Turn OFF “Auto RAM Replacement” and “Auto Shift Register Replacement”



Final Project Submission

- Put following files into `(LastName, FirstName)_(LastName, FirstName)_finalproject.zip`**
 - Both design files and also testbench code for both SHA256 and Bitcoin hashing project
 - Modelsim transcript files msim_transcript for both SHA256 and Bitcoin hashing project
 - For both SHA256 and bitcoin hashing provide, fitter and sta files (files with extension .fit, .sta)
 - Report for both SHA256 and Bitcoin hashing project
 - Finalsummary.xls file with fmax, number of cycles, aluts, registers detail filled. Template of this file is provided as part of Final_Project.zip folder. This should be submitted for both SHA256 and bitcoin hash

- Final report should including following mentioned :**
 - Explain briefly what SHA-256 is and bitcoin hashing (may use lecture slide contents)
 - Describe algorithm for both SHA-256 and Bitcoin hashing implemented in your code
 - Simulation waveform snapshot for both SHA-256 and Bitcoin hashing
 - Provide modelsim transcript window output indicating passing test results generated from self-checker in testbench for both SHA-256 and Bitcoin hashing
 - Provide synthesis resource usage and timing report for bitcoin_hash only.
 - Should include ALUTs, Registers, Area, Fmax snapshots
 - Provide fitter report snapshot
 - Provide Timing Fmax report snapshots
 - Make sure to use **Arria II GX EP2AGX45DF29I5** device and use Fmax for **Slow 900mV 100C Mod**

Fill up finalsummary.xlsx

- Fill up finalsummary.xlsx posted on Piazza as part of Final_Project.zip (to be filled for both simplified_sha256 bitcoin_hash project in separate fillsummary.xlsx)

Last Name	First Name	Student ID	SectionId	Email	Compiler Settings	#ALUTs	#Registers	Area	Fmax (MHz)	#Cycles	Delay (microsec)	Area*Delay (millisec*area)
SMITH	ROBERT BENJAMIN	A12345678	925042	r.smith@ucsd.edu	balanced	31607	20932	52539	134.01	242	1.806	94.877
JONES	ALICE MARIE	A23456789	925044	a.jones@ucsd.edu	balanced	31607	20932	52539	134.01	242	1.806	94.877

- If you worked alone, just fill out one row
- Spreadsheet already contains calculation fields: e.g. Area = #ALUTs + #Registers. Please use them.
- Students to fill ALUTs, Registers, Fmax and Cycles column in excel sheet.
- #cycles will be generated for your design from testbench code.
- Make sure to use **Arria II GX EP2AGX45DF29I5** device
- Make sure to use Fmax for **Slow 900mV 100C Model**
- Make sure to use **Total number of cycles**
- **Note : Best Fmax with area will be considered as one of the grading point for bitcoin hashing project.**

simplified_sha256.fit & bitcoin_hash.fit Fitter Report

- Copy of the **fitter reports** (not the flow report) with area numbers.
- Make sure to use **Arria II GX EP2AGX45DF29I5** device
- IMPORTANT:** Make sure **Total block memory bits** is 0.

```
+-----+  
; Fitter Summary ;  
+-----+  
; Fitter Status ; Successful - Wed May 09 15:37:04 2018 ;  
; Quartus Prime Version ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;  
; Revision Name ; bitcoin_hash ;  
; Top-level Entity Name ; bitcoin_hash ;  
; Family ; Arria II GX ;  
; Device ; EP2AGX45DF29I5 ;  
; Timing Models ; Final ;  
; Logic utilization ; 8 % ;  
; Combinational ALUTs ; 2,009 / 36,100 ( 6 % ) ;  
; Memory ALUTs ; 0 / 18,050 ( 0 % ) ;  
; Dedicated logic registers ; 1,257 / 36,100 ( 3 % ) ;  
; Total registers ; 1257 ;  
; Total pins ; 118 / 404 ( 29 % ) ;  
; Total virtual pins ; 0 ;  
; Total block memory bits ; 0 / 2,939,904 ( 0 % ) ;  
; DSP block 18-bit elements ; 0 / 232 ( 0 % ) ;  
; Total GXB Receiver Channel PCS ; 0 / 8 ( 0 % ) ;  
; Total GXB Receiver Channel PMA ; 0 / 8 ( 0 % ) ;  
; Total GXB Transmitter Channel PCS ; 0 / 8 ( 0 % ) ;  
; Total GXB Transmitter Channel PMA ; 0 / 8 ( 0 % ) ;  
; Total PLLs ; 0 / 4 ( 0 % ) ;  
; Total DLLs ; 0 / 2 ( 0 % ) ;  
+-----+
```

simplified_sha256.sta & bitcoin_hash.sta

- ❑ Copy of the sta (static timing analysis) reports.
- ❑ Make sure to use Fmax for **Slow 900mV 100C Model**
- ❑ **IMPORTANT:** Make sure “clk” is the ONLY clock.
- ❑ You must,
 assign mem_clk = clk;
- ❑ Your bitcoin_hash.sta.rpt must show “clk” is the **only** clock.

```
+-----+  
; Slow 900mV 100C Model Fmax Summary ;  
+-----+-----+-----+-----+  
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;  
+-----+-----+-----+-----+  
; 151.95 MHz ; 151.95 MHz     ; clk        ;      ;  
+-----+-----+-----+-----+
```

Hints

Hints

- Since message size is hardcoded to 20 words, then there will be exactly 2 blocks.
- First block:
 - w[0]...w[15] correspond to first 16 words in memory
- Second block:
 - w[0]...w[3] correspond to remaining 4 words in memory
 - w[4] <= 32'80000000 to put in the “1” delimiter
 - w[5]...w[13] <= 32'00000000 for the “0” padding
 - W[14] <= 32'00000000 for the “0” padding (these are upper 32 bits of message length bits)
 - w[15] <= 32'd640, since 20 words = 640 bits (these are lower 32 bits of message length bits)

Hints

- You must use “clk” as the “mem_clk”.

```
assign mem_clk = clk
```

- Using “negative” phase of “clk” for “mem_clk” is not allowed.

Hints : Parameter Arrays

- Declare SHA256 K array like this:

```
// SHA256 K constants
parameter int sha256_k[0:63] = {
    32'h428a2f98, 32'h71374491, 32'hb5c0fbcf, 32'he9b5dba5, 32'h3956c25b, 32'h59f111f1, 32'h923f82a4, 32'hab1c5ed5,
    32'hd807aa98, 32'h12835b01, 32'h243185be, 32'h550c7dc3, 32'h72be5d74, 32'h80deb1fe, 32'h9bdc06a7, 32'hc19bf174,
    32'he49b69c1, 32'hefbe4786, 32'h0fc19dc6, 32'h240ca1cc, 32'h2de92c6f, 32'h4a7484aa, 32'h5cb0a9dc, 32'h76f988da,
    32'h983e5152, 32'ha831c66d, 32'hb00327c8, 32'hbf597fc7, 32'hc6e00bf3, 32'hd5a79147, 32'h06ca6351, 32'h14292967,
    32'h27b70a85, 32'h2e1b2138, 32'h4d2c6dfc, 32'h53380d13, 32'h650a7354, 32'h766a0abb, 32'h81c2c92e, 32'h92722c85,
    32'ha2bfe8a1, 32'ha81a664b, 32'hc24b8b70, 32'hc76c51a3, 32'hd192e819, 32'hd6990624, 32'hf40e3585, 32'h106aa070,
    32'h19a4c116, 32'h1e376c08, 32'h2748774c, 32'h34b0bcb5, 32'h391c0cb3, 32'h4ed8aa4a, 32'h5b9cca4f, 32'h682e6ff3,
    32'h748f82ee, 32'h78a5636f, 32'h84c87814, 32'h8cc70208, 32'h90beffa, 32'ha4506ceb, 32'hbef9a3f7, 32'hc67178f2
};
```

- Use it like this:

```
tmp <= g + sha256_k[i];
```

Hints : Right Rotation

□ Right rotate by 1

$\{x[30:0], x[31]\}$

$((x >> 1) \mid (x << 31))$

□ Right rotate by r

$((x >> r) \mid (x << (32-r)))$


```
// right rotation
function logic [31:0] rightrotate(input logic [31:0] x,
                                         input logic [ 7:0] r);
    rightrotate = (x >> r) | (x << (32-r));
endfunction
```

Possible Results

- A reasonable “median” target:
 - #ALUTs = 1768, #Registers = 1209, Area = 2977
 - Fmax = 107.97 MHz, #Cycles = 147
 - Delay (microsecs) = 1.361, Area*Delay (millesec*area) = 4.053


Memory Model

- To **read** from the memory:
 - Set **mem_addr** = address to read from (ex: 0x0000), **mem_we** = 0
 - At next clock cycle, read data from **mem_read_data**
- To **write** to the memory:
 - Set **mem_addr** = address to write to (ex: 0x0004), **mem_we** = 1, **mem_write_data** = data that you wish to write



Memory Model

- You can issue a new **read** or **write** command every cycle, but you have to wait for next cycle for data to be available on **mem_read_data** for a **read** command.
- Be careful that if you set **mem_addr** and **mem_we** inside **always_ff** block, compiler will produce flip-flops for them, which means external memory will not see the address and write-enable until another cycle later.



Memory Model

□ THIS IS INCORRECT

```
always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
        state <= S0;
    end else
        case (state)
            S0: begin
                mem_we <= 0; // mem_we is 0 for memory read
                mem_addr <= 100; // address from where we want to read
                state <= S1;
            end
            S1: begin
                value <= mem_read_data; // data not yet available
                state <= S2;
            end
            ...
        endcase
    end
endmodule
```

Memory Model

- Have to wait an extra cycle, correct way of reading from memory


```
always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
        state <= S0;
    end else
        case (state)
            S0: begin
                mem_we <= 0;
                mem_addr <= 100;           -----
                state <= S1;
            end
            S1: // memory only sees addr 100 in this cycle
                state <= S2;
            S2: begin
                value <= mem_read_data; // for addr 100
                ...
            end
        endcase
    end
endmodule
```



Pipelining the Memory Read

```
case (state)
    S0: begin
        mem_we <= 0;
        mem_addr <= 100;
        state <= S1;
    end
    S1: begin
        mem_we <= 0;
        mem_addr <= 101;
        state <= S2;
    end
    S2: begin
        value <= mem_read_data; // for addr 100
        state <= S3;
    end
    S3: begin
        value <= mem_read_data; // for addr 101
        state <= S4;
    end
    ...

```



Memory Write Example


- Notice here that we assign address to mem_addr and data to mem_write_data in the same cycle.

```
always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
        state <= S0;
    end else
        case (state)
            S0: begin
                mem_we <= 1; // mem_we is 1 for writing
                mem_addr <= 100; // assigning address where we want to write
                mem_write_data <= 20; //assigning the value which we want to write
                state <= S1;
            end
            S1: begin
                state <= S2;
            end
            ...
        endcase
    end
endmodule
```


FSM Design Template (Part-1 Scalable Implementation to Part-2)

j := number of block iteration variable

i := number of processing counter variable



$i1 :=$ first message block index
 $i2 :=$ second message block index
 $j1 :=$ compute counter variable for first block
 $j2 :=$ compute counter variable for second block



References

❑ SHA256 Algorithm References :

- <https://en.wikipedia.org/wiki/SHA-2>
- <https://medium.com/bugbountywriteup/breaking-down-sha-256-algorithm-2ce61d86f7a3>

❑ Hashing Function Application (Password Protection) :

- <https://www.youtube.com/watch?v=cczlpiiu42M&t=3s>