





数字集成电路设计 复习课

第六章：组合电路和时序电路



组合电路


$$\text{Output} = f(\text{In})$$



时序电路

$$\text{Output} = f(\text{In}, \text{Previous In})$$


静态互补CMOS




PUN和PDN组成互补逻辑门结构

NMOS电路的串并联

NMOS器件的串联实现AND功能，并联实现OR功能



复杂CMOS门电路



$$\text{OUT} = D + A \bullet (B + C)$$




CMOS特点

- 无比电路，具有最大的逻辑摆幅
- 在低电平状态不存在直流导通电流
- 静态功耗低
- 直流噪声容限大
- 采用对称设计获得最佳性能



寄存器尺寸分析



$$OUT = D + A \cdot (B + C)$$




Fan-In和Fan-Out

- Fan-in: 随着电阻和电容呈平方关系增长
- Fan-out: 每增加一个扇出的门增加两倍的删电容 C_L

$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

优化方法？

缓存单元



$$Delay = \sum_{i=1}^N (p_i + g_i \cdot f_i) \quad (\text{in units of } \tau_{inv})$$

给定 N : $C_{i+1}/C_i = C_i/C_{i-1}$


查找 N : $C_{i+1}/C_i \sim 4$

逻辑努力

逻辑努力:


前提: 一个门与一个反向器提供相同的输出电流

内涵: 它所表现出的输入电容比反相器大多少




I n v

$g = 1$



2 e i


$g = 4/3$



e 2 n i

$g = 5/3$

传输路径优化



$$H = \prod_{i=1}^N h_i = \prod_{i=1}^N g_i f_i = GFB$$

$$s_i = \left(\frac{g_1 s_1}{g_i} \right) \prod_{j=1}^{i-1} \left(\frac{f_j}{b_j} \right)$$

等效扇出, $F = 5$

$$G = 25/9$$

$$H = GFB = 125/9 = 13.9$$

$$h = 1.93$$

$$a = 1.93$$

$$b = ha/g_2 = 2.23$$

$$c = hb/g_3 = 5g_4/f = 2.59$$

功耗分析

- 静态CMOS电路中动态功耗主要取决于逻辑翻转概率，仅0-1翻转产生。


$$\alpha_{0 \rightarrow 1} = p_0 \cdot p_1 = p_0 \cdot (1 - p_0)$$

N输入逻辑门


$$\alpha_{0 \rightarrow 1} = \frac{N_0}{2^N} \cdot \frac{N_1}{2^N} = \frac{N_0 \cdot (2^N - N_0)}{2^{2N}}$$

降低功耗方法？


有比逻辑



(a) resistive load



(b) depletion load NMOS



(c) pseudo-NMOS


目标：减少互补CMOS电路结构中的MOS器件数目

- 优势:

- 提供差分输出
- 硬件资源优势
- 差分输出时差小
- 轨对轨摆幅


- 缺点:

- 布线资源增多
- 动态功耗大




Differential Cascode Voltage Switch Logic (DCVSL)

传输门逻辑




N个晶体管
无静态功耗


互补传输门逻辑




(a)




优势：全差分电路
静态门电路
模块化设计



AND/NAND




OR/NOR




EXOR/NEXOR

(b)


传输门网络中延时



(a)




(b)




(c)

动态逻辑



工作阶段：
预充电 (CLK = 0)
求值 (CLK = 1)






动态电路特性


- 逻辑实现仅依赖NMOS
 - 晶体管数量减少到 $N + 2$ (对比: $2N$ 静态互补 CMOS)
- 全摆幅电路 ($V_{OL} = \text{GND}$ and $V_{OH} = V_{DD}$)
- 无比电路-器件尺寸变化不影响逻辑值
- 只有动态功耗, 但会高于静态CMOS
- 更快的转换速度
 - 减小了负载电容
 - 1. 更小的输入电容 (仅PDN)
 - 2. 更小的输出负载
 - 没有短路电流, 所有电流均流入到 C_L

存在问题? 解决方案?

多米诺逻辑




取消求值晶体管



延时较大，充电需要从第一级向后传递

差分多米诺结构




针对多米诺逻辑中非反向问题，引入差分结构。

优势：速度快


劣势：功耗大

np-CMOS




交替采用PDN和PUN避免反相器的插入

第七章：锁存器和寄存器






- 锁存器
时钟电平触发



- 寄存器
时钟边沿触发

时序分析




时序约束:

$$T \geq t_{c-q} + t_{plogic} + t_{su}$$


$$t_{cdregister} + t_{cdlogic} \geq t_{hold}$$

正反馈双稳态




锁存器的写入

时钟信号作为传输门的控制单元





MUX




状态保持



主从正沿触发寄存器




C²MOS (降低对时钟敏感性)




主从正沿触发寄存器



真单相钟控寄存器 (TSPC)




正锁存器
(CLK=1时传递)




负锁存器
(CLK=0时传递)

TSPC嵌入逻辑




锁存器中包含逻辑




AND 锁存器


施密特触发器




- 输出端快速翻转
- 传输特性有方向性




电路结构



双稳态电路
寄存器、施密特触发器




单稳态电路




不稳电路
振荡器


第八章：处理器组成




实现方式比较



芯片实现方式



第九章：电容串扰



$$\Delta V_Y = \frac{C_{XY}}{C_Y + C_{XY}} \Delta V_X$$



克服电容串扰的方法

1. 避免浮动节点：预充电总线增加保持器件
2. 保护敏感节点：与全摆幅电路隔离
3. 使上升和下降时间尽可能长：减少上下边沿电磁辐射，但是会增大导通电流
4. 差分信号：消除串扰间的共模干扰
5. 不要将电线长距离地放在一起：避免线间的电容，层间相互垂直
6. 使用屏蔽线：GND和VDD，消除信号间影响
7. 使用屏蔽层：隔离干扰信号传递



电阻影响



- 驱动RC互联网络
- 电阻对电源网络分布影响:
 - IR drop
 - 电压扰动
- 电源的分布可最大限度地减少IR压降和因栅极开关而导致的电流变化



电源分布

- 网络分布要从第一层金属开始;
- 电源必须'捆绑'在更高的金属层 (层次化网络) ;
- 间距由IR降、电迁移、感应效应设置;
- 始终在电源网络上使用多个触点 (减少接触电阻) 。

三态缓冲器



强化输出驱动能力



谢谢！ 请批评指正！



广东工业大学集成电路学院

GUANGDONG UNIVERSITY OF TECHNOLOGY
SCHOOL OF INTEGRATED CIRCUITS