


Assignment 3 - XM23P Data Pipeline


This assignment aims to implement the data memory access pipeline for the XM23P emulator. There are three stages: Fetch, Decode, and Execute. In this assignment, the Execute stage is extended to allow for data memory access in a similar manner to the instruction memory access seen in the fetch stage.


Design


The design contains logic flowcharts detailing the CPU Loop, and the Fetch, Decode, and Execute Stages. A Data dictionary describing the instructions and register file is also included.



Fetch







Data Dictionary

IMEM	=	32*2 ¹⁰ {WORD}32*2 ¹⁰
IMAR	=	ADDRESS
ICTRL	=	[READ WRITE]
IMBR	=	WORD
IR	=	WORD
DMEM	=	64*2 ¹⁰ {BYTE}64*2 ¹⁰
DMAR	=	ADDRESS
DCTRL	=	[READ WRITE]
DMBR	=	WORD
REGFILE	=	3{GPR}3 + BP + LR + SP + PC
GPR	=	WORD *General Purpose Register*
BP	=	WORD *Base Pointer*
LR	=	WORD *Link Register*
SP	=	WORD *Stack Pointer*
PC	=	WORD *Program Counter*
PSW	=	PRV_PRI + 4{DC}4 + FLT + CUR_PRI + V + SLP + N + Z + C
PRV_PRI	=	3{BIT}3 *Previous Priority*
DC	=	BIT *Don't Care*
FLT	=	BIT *Fault*
CUR_PRI	=	3{BIT}3 *Current Priority*
V	=	BIT *Arithmetic overflow*
SLP	=	BIT *Sleep State*
N	=	BIT *Negative Result*
Z	=	BIT *Zero Result*
C	=	BIT *Carry*
BREAKPOINT	=	ADDRESS
START_ADDRESS	=	ADDRESS
INSTRUCTION	=	CODE + 1{PARAMETER}4
CODE	=	[0-20] *Contiguous encoding of instructions*
PARAMETER	=	[RC WB SOURCE DESTINATION BYTE]
RC	=	BIT
WB	=	BIT
SOURCE	=	3{BIT}3
DESTINATION	=	3{BIT}3
READ	=	0x0000
WRITE	=	0x0001
ADDRESS	=	WORD
WORD	=	2{BYTE}2
BYTE	=	8{BIT}8
BIT	=	[0 1]