
Zachary Fraser


## Assignment 3 - XM23P Data Pipeline


This assignment aims to implement the data memory access pipeline for the XM23P emulator. There are three stages: Fetch, Decode, and Execute. In this assignment, the Execute stage is extended to allow for data memory access in a similar manner to the instruction memory access seen in the fetch stage.


## Design

The design contains logic flowcharts detailing the CPU Loop, and the Fetch, Decode, and Execute Stages. A Data dictionary describing the instructions and register file is also included.









## **Data Dictionary**

```
IMEM
                     32*2^10{WORD}32*2^10
IMAR
                 =
                     ADDRESS
                     [READ|WRITE]
ICTRL
IMBR
                     WORD
                 =
                     WORD
ΙR
DMEM
                     64*2^10{BYTE}64*2^10
DMAR
                     ADDRESS
                 =
                     [READ|WRITE]
DCTRL
DMBR
                     WORD
                     3\{GPR\}3 + BP + LR + SP + PC
REGFILE
                     WORD *General Purpose Register*
GPR
                     WORD *Base Pointer*
BP
                     WORD *Link Register*
LR
                 =
                     WORD *Stack Pointer*
SP
                 =
PC
                     WORD *Program Counter*
PSW
                     PRV_PRI + 4\{DC\}4 + FLT + CUR_PRI + V + SLP + N + Z + C
PRV PRI
                     3{BIT}3 *Previous Priority*
DC
                     BIT
                             *Don't Care*
                     BIT
                             *Fault*
FLT
                     3{BIT}3 *Current Priority*
CUR_PRI
                 =
                            *Arithmetic overflow*
V
                     BIT
                 =
SLP
                     BIT
                             *Sleep State*
                     BIT
                             *Negative Result*
Ν
                 =
Ζ
                             *Zero Result*
                     BIT
C
                     BIT
                             *Carry*
BREAKPOINT
                     ADDRESS
START_ADDRESS
                     ADDRESS
INSTRUCTION
                     CODE + 1{PARAMETER}4
CODE
                     [0-20] *Contiguous encoding of instructions*
                 =
                     [RC|WB|SOURCE|DESTINATION|BYTE]
PARAMETER
                 =
RC
                     BIT
WB
                     BIT
SOURCE
                     3{BIT}3
DESTINATION
                     3{BIT}3
READ
                     0x0000
WRITE
                     0x0001
ADDRESS
                     WORD
WORD
                     2{BYTE}2
BYTE
                     8{BIT}8
BIT
                     [0|1]
```