
| All to on | ame Zachary Golfa Assignment 5 CS 3339 – Spring 2019 Due: Friday, 4/12/18 @ 11:55pm 40 points (late until noon 11/10 -10 pts) submissions must be written in very neat handwriting and scanned (or typed) and submitted in PDF format TRACS with the filename of Ax_netID.pdf. You may submit as many times as you like prior to the deadline; ly the most recent submittal will be graded. All assignments must be submitted individually and reflect your work; however, you are encouraged to work in groups and discuss the problems with your classmates. |
|-----------------|--|
| 1) | [6 points] Dissassemble 00100£00: 152affe6 (written as 32-bit MIPS addr:instr in hex) 000 (010 (0010 1010 1111 1110 0 |
| 2) | [6 points] Unroll the following loop four times and optimize the resulting instruction sequence. Assume the loop count is a multiple of four. Further assume the 5-stage MIPS pipeline with ID-stage branch resolution, and make sure that no bubbles need to be generated by the CPU. [Hint: There is a source dependency on \$t0; be careful about bubbles from this!] loop: sw \$a1, 0(\$t0) addi \$t0, \$t0, 4 bne \$t0, \$a0, loop SW \$a1, 0(\$t0) addi \$t0, \$t0, 4 bne \$t0, \$a0, loop SW \$a1, 0(\$t0) addi \$t0, \$t0, 4 bne \$t0, \$a0, loop SW \$a1, 0(\$t0) addi \$t0, \$t0, 4 bne \$t0, \$a0, loop |
| 3) | [6 points] Pipeline implementations introduce three types of hazards. The MIPS architecture avoids structural hazards by including all necessary hardware. Complete the following statements with respect to the other two types of hazards. Structural hazards exist when a prior instructions results are not available for a current instruction. These hazards are corrected by adding are implemented. Control hazards exist when the next instruction executed is not located at PC+4. These hazards are corrected using cycles. In order to gain back some performance when the prediction is implemented. |

*



What is the average memory access time per load instruction in nanoseconds?

[4 points] A 4-way set associative write-back cache is implemented on a system with 32-bit words and addresses. It is organized with 16 words per block and has a total of 64 blocks. Show how the address bits A[31] to A[0] would map to the tag, index, word offset, and byte offset fields.

Ag As My Me As Ay Ay As Ar (A) Ao

[4 points] Describe a pattern of memory access that would exhibit the types of locality listed below. 6)

Temporal Locality

Laba was repeatedly If data is recently will certain location, trust date be accessed snerementing by here without prefetching it is possible for the first-ever access to a word to hit in the cache.

What allows this to happen?

No, the cause doesn't hereany thing in it, so

[6 points] Given a direct mapped cache with one word per block and four blocks with the following accesses, circle the cycles/addresses that are cache hits.

0x0, 0x18, 0xC, 0x20, (0x18, 0x38, 0xC) 0x18, (0x20) 0x38

What is the hit ratio?

3 = -3