Name Lacher Golla Assignment 1 CS 3339 - Spring 2019
netID Z+a5 Due: Friday, 2/1/19 @ 11:55pm
(email not long Axxxxx number) 40 points (late until noon 2/2 -10 points) All submissions must be written in very neat handwriting and scanned (or typed) and submitted in PDF format to TRACS with the filename of Ax_netID.pdf. You may submit as many times as you like prior to the deadline; only the most recent submittal will be graded. All assignments must be submitted individually and reflect your own work; however, I encourage you to work in groups and discuss the problems with your classmates. Questions are 4pts each unless otherwise noted – you must show work to support your answers.
1) Circle RISC or CISC for each of the statements below. RISC / CISC Came first. i.e. was the first technique used for Instruction Set Architectures. RISC / CISC Is easier to implement in hardware. RISC / CISC Would have fewer machine instructions and higher code density. RISC / CISC Is the type of ISA most likely being run on a server in a datacenter.
2) You fell into the hot tub time machine and find yourself back in 1986. Current chips have 140,000 transistors and your boss wants to know how many transistors are likely to be on a chip 10 years from now. Grab a Jolt Cola, pop Peter Gabriel's new 'So' album in the Sony Discman and get calculating. Your answer is? [Assume Gordon Moore said " every 2 years"] Current WO 000 Means and get calculating. Your answer is? [Assume Gordon Moore said " every 2 years"] Current Chips have 140,000 transistors and your boss wants to know how many transistors are likely to be on a chip 10 years from now. Grab a Jolt Cola, pop Peter Gabriel's new 'So' album in the Sony Discman and get calculating. Your answer is? [Assume Gordon Moore said " every 2 years"] Current Chips have 140,000 transistors are likely to be on a chip 10 years from now. Grab a Jolt Cola, pop Peter Gabriel's new 'So' album in the Sony Discman and get calculating. Your answer is? [Assume Gordon Moore said " every 2 years"] Current Chips have 140,000 transistors are likely to be on a chip 10 years from now.
Welcome back to 2019. According to https://hothardware.com/reviews/amd-ryzen-threadripper-2950x-and-2990wx-review?page=8 the "beastly" AMD Threadripper 2990WX has 19.2 billion transistors. If you built a giant size model of the die with the transistors arranged in an n x n grid and each transistor was 145mm x 68mm (about the size of the Google Pixel 3 phone) what would be the model's width & length in meters? A
Why did processor clock speeds, which had increased for decades, finally stop increasing around year 2004? Environmental regulations required yearly power reductions The higher frequencies interfered with cellular and WiFi radios Processors were already memory bound so higher frequencies didn't improve performance The inability to lower voltages further causes the processors to consume too much power Silicon atoms have a fundamental limitation oscillating above 4 GHz

	6)	The Raspberry Pi 3 B+ runs at a max clock frequency of 1.4 GHz. Calculate the cycle time in picoseconds. For fun reference https://www.raspberrypi.org/products/raspberry-pi-3-model-b-plus/
		cycretime = 100k frequency => gole time = 1.4 × 109 GHz
	7)	Your code executes a 4 million instruction sequence with a CPI of 2, followed by a 6 million instruction sequence with a CPI of 4, followed another 4 million instruction sequence with a CPI of 2. What is the CPI of the full code? Express answer to 2 decimal places.
		Smillion cycles + 24 million cycle + 8 millions eyeles so, full code is 40 million cycles with identificon
		instructions.
		Calculate the average CPI of a processor where 35% of the instructions take 1 cycle to execute, 20% take 2
-	8)	Calculate the average CPI of a processor where 35% of the instructions take 1 cycle to execute, 20% take 2 cycles, 20% take 3 cycles, 15% take 4 cycles, and 10% take 5 cycles. Express answer to 2 decimal places.
•		Say 1000 instructions, so, 250 that is
		- W-400
		and in a small state of the sta
		200 In 3 Excles +600
		180 in 4 engles +300 = 2.45 grenge CPS
	9)	Processor A has a clock speed of 1.5 GHz and 4 classes of instructions, with CPIs of 1, 2, 3, and 4 respectively.
		Processor B has a clock speed of 2.0 GHz and the same 4 classes of instructions, with CPIs of 2, 3, 4, and 5. If the number of instructions executed in a program is divided equally among the 4 classes of instructions,
		which processor is faster and by how much? Express your answer as ratio e.g. 2.1x faster. Hint: choose a
		number of instructions so you can use the classic performance equation on L1 slide 24
	1.0	Martin Charles Con 1 1 Charles
	e again	allows 1 = 7.5 cools time a = Fix 6 = 2 to lete with
		Dynamic Voltage and Frequency Scaling (DVFS) is a technique widely used to lower power, especially in large
	74.0	southern's town beet and south
		If a processor using 200W of power running at 2V and 4 GHz is reduced to 1.5V at 2GHz how much power in Watts will be saved? [Note: Assume 100% of power is dynamic – ignore leakage power]
		Ignoré leakage poner,
ac kn	(N) -1	Hint - see L1 slide 21, the capacitance if a function of the chip and will not change with voltage or freq. Some processor A. The proces
A. Carrier	inat	15, 200 = EC(Z) - 4CHZ 2GHZ, P= E(124)(2) - (2.109)
ø	7	(00=(4×109)C = = = (25)(=)2=259 = 225
	CS3	339 Computer Architecture – Lee Hinkle, Texas State University
KITH	+	e first power was 200 W and now power
		is 56.25, then,
		200-51-75=114375/All will be Soved.