Nar	me Zarbary Crolla Assignment 4 CS 3339 - Spring 2019
net	Due: per TRACS Friday @ 11:55pm
	(email not long Axxxxx number) 40 points (late until Sat @ noon -10 pts)
TRAC	ibmissions must be written in very neat handwriting and scanned (or typed) and submitted in PDF format to S with the filename of Ax_netID.pdf. You may submit as many times as you like prior to the deadline; only nost recent submittal will be graded. All assignments must be submitted individually and reflect your own; however, you are encouraged to work in groups and discuss the problems with your classmates.
C	[4 points] Given the following sequence of two MIPS instructions without forwarding paths how many stall cycles are required. Sw \$1, 0(\$t2) bog \$1, \$2000 label beg resolved in deedle
k	beq \$t1, \$zero, label
	two stalls
1	[4 points] To prepare your p3 or p4 project for submission you need to execute the tar command to build a Tape ARchive (no tape involved it's a holdover). Complete the command line you need to execute in your project directory to build the file you will submit on TRACS:
Ş	\$ tar CZVF ztg5-projectil. tgz & cpp &.h makefile
	Four command line options must be passed in addition to the filename of the created "tarball" and the input filename(s). List and Briefly describe the purpose of each command line arg (letter). C-ereeners were avenued yetell the works of the created "tarball" and the command line arg (letter).
	Z-forms a file through GEP f-means file your [6 points] The project 4 assignment includes the following statement: "The table should be indexed as create follows: index = (PC _{branch} >> 2) % BPRED_SIZE."
١	What is the value of BPRED_SIZE and where is it assigned?
١	Why is the address of the branch shifted by 2? who be the chart of creation to wave the voranch be the charten what does the "o" do? prevents from indiana guys all of the arr
,	prevents from indexing outside
4) [[6 points] Early version of the MIPS processor (without "Microprocessor without Interlocked Pipeline Stages") did not check for data hazards.
ł	How was correct operation achieved?
	the comprise was flooding is who aps
)	Why was this technique abandoned?
١	What was added to the processor in order to ensure correct operation?
	verdwere stells

Copyright 2019 Lee B. Hinkle, all rights reserved

CS3339 Texas State University

5) [4 points]Write the following 4 methods of branch prediction in order from lowest to highest expected performance.

1-bit dynamic prediction never taken

Runtime 2-bit dynamic prediction with BHT/BTB

Shore predutien 1 bit dynamic 2 bit dynamic 2mane one die

i) [6 points]Complete the table to the right showing the steps for unsigned integer multiplication.

All entries except the result at the top and bottom are in binary.

Refer to lecture 3b.

9 _{decimal}	K 13 _{decimal}	= 11 decimal
Multiplier 4 bits ->	Multiplicand 8 bits <-	Product
1001	00001101	0000 0000
	+	1011 0000
0100	00011010	1011 0000
,	+	0000 0000
0010	0011 0100	0000 1101
	+	0000 0000
0001	0001 0110	1011 2000
	+	0110 1000
America prime visconi Carilli Ani del Prime del Sente del America del Prime	75 hex ←	01110101

7) [6 points] To implement static multiple issue the compiler will group multiple instructions into "issue packets" based on the hardware microarchitecture. If there are many instructions in a single issue packet this is known as a VLIW (Very Long Instruction Word) implementation. For this question assume there are only two instructions in an issue packet.

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Be we have the latin adder on the IHU

Based on the implementation discussed in class pairing an add instruction with an and instruction would at the introduce what type of hazard? A structural hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing of add and Iw benefit the hardware implementation?

Why does the instruction pairing and add instruction with an and instruction would be a three benefit to be add a three benefit to be a three benefit to be a supplied to be a su

8) [4 points] Briefly explain the difference between <u>static</u> and <u>dynamic</u> multiple issue pipeline scheduling. Include specifically who (or more correctly what) is responsible for the scheduling. For credit answer needs to be more than static = fixed and dynamic = changes.

- Compiler remove all herords - compiler groups motivations

CS3339 Texas State University

Copyright 2019 Lee B. Hinkle, all rights reserved

- CPW avereds structural or debe baserds
by deciding wet to issue
- CPW responsible for scheduling