

**EE502**  
**Computer Architecture**

Spring 2007  
Temple ECE  
Tuesdays 6:00pm-8:30pm  
Room ???, Fort Washington

**Description:** Principles of computer organization and design: instruction set architecture, computer arithmetic, CPU datapath and control unit design, performance and pipelining, memory hierarchy, I/O organization and advanced multiprocessors.

**Prerequisite:** Advanced Processor Systems EE500

**Textbook:** *Computer Organization and Design, The Hardware/Software Interface, 3<sup>rd</sup> edition*  
By Patterson and Hennessy

**Credit Distribution:**

Three Lab Assignments	<b>25%</b>
Written Assignments and Quizzes	
Six Written Assignments	<b>12%</b>
Will be graded by yourself.	
Once a graded complete written assignment turned in, you will get 2% credit.	
Suggested solutions will be posted on the weekend prior to the deadline.	
Two Quizzes (close book)	<b>18%</b>
Quizzes based on written assignments and lecture materials	
Two Exams (open book)	
Midterm	<b>20%</b>
Final (comprehensive)	<b>25%</b>

**No late assignments will be accepted!**  
**No cheating and plagiarisms!**

**Instructor:** Dr. Chen-Huan Chiang  
Office: off campus  
Tel and Fax: 732-949-5539  
Email: [chenhuan@temple.edu](mailto:chenhuan@temple.edu)  
Please always start **with EE502 in the subject**.  
Email to [chenhuan@temple.edu](mailto:chenhuan@temple.edu) will be forwarded automatically to my work email  
[chenhuan@alcatel-lucent.com](mailto:chenhuan@alcatel-lucent.com)

**Office Hours:** Tuesdays 5pm-6pm and by appointment  
Location: Room 115, Fort Washington  
Telephone: 215-283-1637

**LiveMeeting/Skype:** In case of snow or any reason that in-class presence is not permitted.  
Skype account: chenhuan\_temple  
Livemeeting notice and conference call number will be posted on BlackBoard

*Any student who has a need for accommodation based on the impact of a disability should contact me privately to discuss the specific situation as soon as possible.*

**Schedule:**

<i>Week</i>	<i>Date</i>	<i>Topics</i>
1	1/16	Introduction (Chap 1) Instruction Set Architecture (Chap 2) <b>Start HW1</b> <b>Start Lab#1, especially tool installation and get familiar with tools</b>
2	1/23	ISA SPIM, SimpleScalar demo [1/29 Last day to drop]
3	1/30	Computer Arithmetic (Chap 3) <b>HW1 due</b> <b>Start HW2</b>
4	2/6	Performance (Chap 4) <b>Quiz</b> <b>HW2 due</b> <b>Start HW3</b>
5	2/13	CPU datapath and control (Chap5) <b>Lab#1 due.</b> <b>Start Lab#2</b>
6	2/20	CPU datapath and control <b>HW3 due</b> <b>Start HW4</b>
7	2/27	CPU datapath and control <b>Midterm</b> <b>Start Lab#3, start planning as soon as you can</b> [3/6 Spring Recess]
8	3/13	Pipelining (Chap 6) <b>HW4 due</b> <b>Start HW5</b>
9	3/20	Pipelining <b>Lab#2 due</b>
10	3/27	Pipelining Memory Hierarchy (Chap 7)
11	4/3	Memory Hierarchy <b>Quiz</b> <b>HW5 due</b> <b>Start HW6</b>
12	4/10	Memory Hierarchy
13	4/17	Memory Hierarchy
14	4/24	IO design (Chap 8) <b>Multiprocessor (Chap 9)</b> <b>HW6 due</b>
15	5/1	<b>Final</b> <b>Lab#3 due</b>