

```

1 -----
2 -- Company: University of New Mexico
3 -- Engineer: Professor Jim Plusquellic, Copyright Univ. of New Mexico
4 --
5 -- Create Date:
6 -- Design Name:
7 -- Module Name:    LoadUnloadMem - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21 -- LoadUnloadMem securely transfers data into or out of PNL_BRAM using GPIO registers
22
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
25 use IEEE.NUMERIC_STD.all;
26
27 library work;
28 use work.DataTypes_pkg.all;
29
30 entity LoadUnloadMem is
31     port(
32         Clk: in std_logic;
33         RESET: in std_logic;
34         start: in std_logic;
35         ready: out std_logic;
36         load_unload: in std_logic;
37         stopped: out std_logic;
38         continue: in std_logic;
39         done: in std_logic;
40         base_address: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
41         upper_limit: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
42         CP_in_word: in std_logic_vector(WORD_SIZE_NB-1 downto 0);
43         CP_out_word: out std_logic_vector(WORD_SIZE_NB-1 downto 0);
44         PNL_BRAM_addr: out std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
45         PNL_BRAM_din: out std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
46         PNL_BRAM_dout: in std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
47         PNL_BRAM_we: out std_logic_vector(0 to 0)
48     );
49 end LoadUnloadMem;
50
51 architecture beh of LoadUnloadMem is
52     type state_type is (idle, load_mem, unload_mem, wait_load_unload, wait_done);
53     signal state_reg, state_next: state_type;
54
55     signal ready_reg, ready_next: std_logic;
56
57     signal PNL_BRAM_addr_reg, PNL_BRAM_addr_next: unsigned(PNL_BRAM_ADDR_SIZE_NB-1
58     downto 0);
59     signal PNL_BRAM_upper_limit_reg, PNL_BRAM_upper_limit_next:
60     unsigned(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
61
62     begin
63
64     -----
65     -----
66     -- State and register logic
67     --
68     -----
69     -----
70
71     process(Clk, RESET)
72     begin
73         if ( RESET = '1' ) then
74             state_reg <= idle;
75             ready_reg <= '1';
76             PNL_BRAM_addr_reg <= (others=>'0');
77             PNL_BRAM_upper_limit_reg <= (others=>'0');
78         elsif ( Clk'event and Clk = '1' ) then

```

```

73     state_reg <= state_next;
74     ready_reg <= ready_next;
75     PNL_BRAM_addr_reg <= PNL_BRAM_addr_next;
76     PNL_BRAM_upper_limit_reg <= PNL_BRAM_upper_limit_next;
77     end if;
78 end process;
79
80 --
=====
81 -- Combo logic
82 --
=====
83 process (state_reg, start, ready_reg, load_unload, PNL_BRAM_addr_reg,
PNL_BRAM_upper_limit_reg,
84     PNL_BRAM_dout, CP_in_word, continue, base_address, upper_limit, done)
85 begin
86     state_next <= state_reg;
87     ready_next <= ready_reg;
88
89     PNL_BRAM_addr_next <= PNL_BRAM_addr_reg;
90     PNL_BRAM_upper_limit_next <= PNL_BRAM_upper_limit_reg;
91
92     PNL_BRAM_we <= "0";
93     PNL_BRAM_din <= (others=>'0');
94     CP_out_word <= (others=>'0');
95
96     stopped <= '0';
97
98     case state_reg is
99
100 -- =====
101         when idle =>
102             ready_next <= '1';
103
104             if ( start = '1' ) then
105                 ready_next <= '0';
106
107 -- Latch the 'base_address' and 'upper_limit' at the instant 'start' is asserted.
108 -- NOTE: These signals MAY BE SET
109 -- BACK TO all 0's after the 'start' signal is received.
110             PNL_BRAM_addr_next <= unsigned(base_address);
111             PNL_BRAM_upper_limit_next <= unsigned(upper_limit);
112
113             if ( load_unload = '0' ) then
114                 state_next <= load_mem;
115             else
116                 state_next <= unload_mem;
117             end if;
118         end if;
119
120 -- =====
121 -- Write value to memory location
122         when load_mem =>
123 -- Signal C program that we are ready to receive a word. Once ready ('continue'
124 -- becomes '1'), transfer and complete handshake.
125             stopped <= '1';
126             if ( done = '0' ) then
127                 if ( continue = '1' ) then
128                     PNL_BRAM_we <= "1";
129                     PNL_BRAM_din <= (PNL_BRAM_DBITS_WIDTH_NB-1 downto WORD_SIZE_NB =>
130 '0') & CP_in_word;
131
132 -- Wait handshake signals
133             state_next <= wait_load_unload;
134             end if;
135
136 -- Handle case where C program has nothing to store.
137             else
138                 state_next <= wait_done;
139             end if;
140
141 -- =====
142 -- Get value at memory location
143         when unload_mem =>

```

```

143 -- Put the PNL BRAM word on CP_out_word. Do NOT do this by default for security
144 reasons.
145         CP_out_word <= PNL_BRAM_dout(WORD_SIZE_NB-1 downto 0);
146
147 -- Signal C program that we are ready to deliver a word. Once it reads the word, it
148 sets 'continue' to '1'.
149         stopped <= '1';
150         if ( continue = '1' ) then
151             -- Wait handshake signals
152             state_next <= wait_load_unload;
153             end if;
154
155 -- Handle case where C program does not want to read any data.
156         if ( done = '1' ) then
157             state_next <= wait_done;
158             end if;
159
160 -- =====
161 -- Complete handshake and update addresses
162         when wait_load_unload =>
163             -- C program holds 'continue' at 1 until it sees 'stopped' go to 0, and then it
164             writes a '0' to continue. It also writes
165             -- 'done' with a '1' when last transfer is made.
166             if ( continue = '0' ) then
167                 -- Done collecting C program transmitted words. Force a finish if the upper limit has
168                 been reached. This will protect the memory
169                 -- from overruns (reading or writing).
170                 if ( done = '1' ) then
171                     state_next <= wait_done;
172                 elsif ( PNL_BRAM_addr_reg = PNL_BRAM_upper_limit_reg ) then
173                     state_next <= idle;
174                 else
175                     PNL_BRAM_addr_next <= PNL_BRAM_addr_reg + 1;
176                     if ( load_unload = '0' ) then
177                         state_next <= load_mem;
178                     else
179                         state_next <= unload_mem;
180                     end if;
181                 end if;
182             end if;
183
184 -- =====
185 -- Wait for 'done' to return to 0 before returning to idle, if it was set by the C
186 program to exit early.
187         when wait_done =>
188             if ( done = '0' ) then
189                 state_next <= idle;
190             end if;
191         end case;
192     end process;
193
194 -- Use 'look-ahead' signal for BRAM address.
195     PNL_BRAM_addr <= std_logic_vector(PNL_BRAM_addr_next);
196     ready <= ready_reg;
197 end beh;
198
199

```