```
1 -----
 2 -- Company: University of New Mexico
 3 -- Engineer: Professor Jim Plusquellic, Copyright Univ. of New Mexico
 5 -- Create Date:
 6 -- Design Name:
 7 -- Module Name:
                     LoadUnLoadMem - Behavioral
 8 -- Project Name:
 9 -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 ---
20
21 -- LoadUnLoadMem securely transfers data into or out of PNL_BRAM using GPIO registers
22
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
25 use IEEE.NUMERIC_STD.all;
27 library work;
28 use work.DataTypes_pkg.all;
29
30 entity LoadUnLoadMem is
31
     port(
32
        Clk: in std_logic;
33
        RESET: in std_logic;
        start: in std_logic;
34
35
        ready: out std_logic;
36
        load_unload: in std_logic;
37
        stopped: out std_logic;
38
        continue: in std_logic;
        done: in std_logic;
39
        base_address: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
40
        upper_limit: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
41
42
        CP_in_word: in std_logic_vector(WORD_SIZE_NB-1 downto 0);
        CP_out_word: out std_logic_vector(WORD_SIZE_NB-1 downto 0);
43
44
         PNL_BRAM_addr: out std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
        PNL_BRAM_din: out std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
45
46
        PNL_BRAM_dout: in std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
47
        PNL_BRAM_we: out std_logic_vector(0 to 0)
48
        );
49 end LoadUnLoadMem;
50
51 architecture beh of LoadUnLoadMem is
     type state_type is (idle, load_mem, unload_mem, wait_load_unload, wait_done);
52
53
     signal state_reg, state_next: state_type;
54
55
     signal ready_reg, ready_next: std_logic;
56
57
     signal PNL_BRAM_addr_reg, PNL_BRAM_addr_next: unsigned(PNL_BRAM_ADDR_SIZE_NB-1
58
     signal PNL_BRAM_upper_limit_reg, PNL_BRAM_upper_limit_next:
  unsigned(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
59
60
     begin
61
62 --
63 -- State and register logic
64 --
  ______
65
     process(Clk, RESET)
66
        begin
        if ( RESET = '1' ) then
67
           state_reg <= idle;</pre>
68
69
           ready_reg <= '1';</pre>
70
           PNL_BRAM_addr_reg <= (others=>'0');
71
           PNL_BRAM_upper_limit_reg <= (others=>'0');
        elsif ( Clk'event and Clk = '1' ) then
72
```

```
73
             state_reg <= state_next;</pre>
 74
            ready reg <= ready next;
 75
            PNL_BRAM_addr_reg <= PNL_BRAM_addr_next;</pre>
 76
            PNL_BRAM_upper_limit_reg <= PNL_BRAM_upper_limit_next;</pre>
 77
         end if;
 78
      end process;
 79
 80 --
    ______
 81 -- Combo logic
 82 --
    ______
 83
      process (state_reg, start, ready_reg, load_unload, PNL_BRAM_addr_reg,
   PNL_BRAM_upper_limit_reg,
         PNL_BRAM_dout, CP_in_word, continue, base_address, upper_limit, done)
 84
 85
         begin
         state_next <= state_reg;</pre>
 86
         ready_next <= ready_reg;</pre>
 87
 88
 89
         PNL_BRAM_addr_next <= PNL_BRAM_addr_reg;</pre>
 90
         PNL_BRAM_upper_limit_next <= PNL_BRAM_upper_limit_reg;</pre>
 91
 92
         PNL_BRAM_we <= "0";
         PNL_BRAM_din <= (others=>'0');
 93
 94
         CP_out_word <= (others=>'0');
 95
 96
         stopped <= '0';
 97
 98
         case state_reg is
 99
100
   -- ==============
101
            when idle =>
102
               ready_next <= '1';
103
               if ( start = '1' ) then
104
105
                  ready_next <= '0';</pre>
106
107 -- Latch the 'base_address' and 'upper_limit' at the instant 'start' is asserted.
   NOTE: These signals MAY BE SET
108 -- BACK TO all 0's after the 'start' signal is received.
109
                  PNL_BRAM_addr_next <= unsigned(base_address);</pre>
110
                  PNL_BRAM_upper_limit_next <= unsigned(upper_limit);</pre>
111
                  if ( load unload = '0' ) then
112
                     state_next <= load_mem;</pre>
113
114
                  else
115
                     state_next <= unload_mem;</pre>
                  end if;
116
117
               end if;
118
119 -- =========
120 -- Write value to memory location
121
            when load mem =>
122
123 -- Signal C program that we are ready to receive a word. Once ready ('continue'
    becomes '1'), transfer and complete handshake.
               stopped <= '1';</pre>
124
               if ( done = '0' ) then
125
                  if ( continue = '1' ) then
126
                     PNL_BRAM_we <= "1";
127
                     PNL_BRAM_din <= (PNL_BRAM_DBITS_WIDTH_NB-1 downto WORD_SIZE_NB =>
128
    '0') & CP_in_word;
129
130
   -- Wait handshake signals
131
                     state_next <= wait_load_unload;</pre>
132
                  end if:
133
134 -- Handle case where C program has nothing to store.
135
136
                  state_next <= wait_done;</pre>
137
               end if;
138
139 -- =========
140 -- Get value at memory location
141
            when unload_mem =>
142
```

```
143 -- Put the PNL BRAM word on CP_out_word. Do NOT do this by default for security
    reasons.
                CP_out_word <= PNL_BRAM_dout(WORD_SIZE_NB-1 downto 0);</pre>
144
145
146 -- Signal C program that we are ready to deliver a word. Once it reads the word, it
    sets 'continue' to '1'.
                stopped <= '1';</pre>
147
                if ( continue = '1' ) then
148
149
150 -- Wait handshake signals
151
                   state_next <= wait_load_unload;</pre>
152
                end if;
153
154 -- Handle case where C program does not want to read any data.
                if (done = '1') then
155
156
                   state_next <= wait_done;</pre>
157
                end if;
158
159 -- ==========
160 -- Complete handshake and update addresses
161
             when wait_load_unload =>
162
163 -- C program holds 'continue' at 1 until it sees 'stopped' go to 0, and then it
   writes a '0' to continue. It also writes
164 -- 'done' with a '1' when last transfer is made.
165
                if ( continue = '0' ) then
167 -- Done collecting C program transmitted words. Force a finish if the upper limit has
    been reached. This will protect the memory
168 -- from overruns (reading or writing).
                   if ( done = '1' ) then
169
170
                       state_next <= wait_done;</pre>
                   elsif ( PNL_BRAM_addr_reg = PNL_BRAM_upper_limit_reg ) then
171
172
                       state_next <= idle;</pre>
173
                    else
174
                       PNL_BRAM_addr_next <= PNL_BRAM_addr_reg + 1;</pre>
                       if ( load\_unload = '0' ) then
175
                          state_next <= load_mem;</pre>
176
                       else
177
                          state_next <= unload_mem;</pre>
178
179
                       end if;
180
                   end if;
181
                end if;
182
183 -- =========
184 -- Wait for 'done' to return to 0 before returning to idle, if it was set by the C
   program to exit early.
185
             when wait_done =>
                if (done = '0') then
186
187
                   state_next <= idle;</pre>
188
                end if;
189
190
          end case;
191
       end process;
192
193 -- Use 'look-ahead' signal for BRAM address.
       PNL_BRAM_addr <= std_logic_vector(PNL_BRAM_addr_next);</pre>
194
195
       ready <= ready_reg;</pre>
196
197 end beh;
198
199
```