

MPCxxx Instruction Set

This chapter lists the MPCxxx instruction set in alphabetical order by *mnemonic*. Note that each entry includes the instruction formats and a quick reference ‘legend’ that provides such information as the level(s) of the PowerPC architecture in which the instruction may be found—*user instruction set architecture (UISA)*, *virtual environment architecture (VEA)*, and *operating environment architecture (OEA)*; and the privilege level of the instruction—user- or supervisor-level (an instruction is assumed to be user-level unless the legend specifies that it is supervisor-level); and the instruction formats. The format diagrams show, horizontally, all valid combinations of instruction fields.

Note that the *architecture* specification refers to user-level and supervisor-level as problem state and privileged state, respectively.

Instruction Formats

Instructions are four bytes long and *word-aligned*, so when instruction addresses are presented to the processor (as in branch instructions) the two low-order bits are ignored. Similarly, whenever the processor develops an instruction address, its two low-order bits are zero. Bits 0–5 always specify the *primary opcode*. Many instructions also have an *extended opcode*. The remaining bits of the instruction contain one or more fields for the different instruction formats.

Some instruction fields are reserved or must contain a predefined value as shown in the individual instruction layouts. If a *reserved field* does not have all bits *cleared*, or if a field that must contain a particular value does not contain that value, the instruction form is invalid.

Split-Field Notation

Some instruction fields occupy more than one contiguous sequence of bits or occupy a contiguous sequence of bits used in permuted order. Such a field is called a split field. Split fields that represent the concatenation of the sequences from left to right are shown in lowercase letters. These split fields—spr₁ and tbr—are described in Table 1.

Table 1. Split-Field Notation and Conventions

Field	Description
spr (11–20)	This field is used to specify a special-purpose register for the mtspr and mfsp instructions.
tbr (11–20)	This field is used to specify either the time base lower (TBL) or time base upper (TBU).

Split fields that represent the concatenation of the sequences in some order, which need not be left to right (as described for each affected instruction) are shown in uppercase letters. These split fields—MB, ME, and SH—are described in Table 2.

Instruction Fields

Table 2 describes the instruction fields used in the various instruction formats.

Table 2. Instruction Syntax Conventions

Field	Description
AA (30)	<p>Absolute address bit.</p> <p>0 The immediate field represents an address relative to the current instruction address (CIA). The effective (logical) address of the branch is either the sum of the LI field sign-extended to <u>32</u> bits and the address of the branch instruction or the sum of the BD field sign-extended to <u>32</u> bits and the address of the branch instruction.</p> <p>1 The immediate field represents an absolute address. The effective address (EA) of the branch is the LI field sign-extended to <u>32</u> bits or the BD field sign-extended to <u>32</u> bits.</p> <p>Note: The LI and BD fields are sign-extended to <u>32</u>.</p>
BD (16–29)	Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to <u>32</u> bits.
BI (11–15)	This field is used to specify a bit in the CR to be used as the condition of a branch conditional instruction.
BO (6–10)	This field is used to specify options for the branch conditional instructions.
crbA (11–15)	This field is used to specify a bit in the CR to be used as a source.
crbB (16–20)	This field is used to specify a bit in the CR to be used as a source.
CRM (12–19)	This field mask is used to identify the CR fields that are to be updated by the mtcrf instruction.
d (16–31)	Immediate field specifying a 16-bit signed two's complement integer that is sign-extended to <u>32</u> bits.
frC (21–25)	NOT USED BY MPCxxx.
frD (6–10)	NOT USED BY MPCxxx.
frS (6–10)	NOT USED BY MPCxxx.
IMM (16–19)	NOT USED BY MPCxxx.
LI (6–29)	Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to <u>32</u> bits.
LK (31)	<p>Link bit.</p> <p>0 Does not update the link register (LR).</p> <p>1 Updates the LR. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed into the LR.</p>
MB (21–25) and ME (26–30)	These fields are used in rotate instructions to specify a <u>32</u> -bit mask.
NB (16–20)	This field is used to specify the number of bytes to move in an immediate string load or store.
OE (21)	This field is used for extended arithmetic to enable setting OV and SO in the XER.
OPCD (0–5)	Primary opcode field

Table 2. Instruction Syntax Conventions (Continued)

Field	Description
<i>rA</i> (11–15)	This field is used to specify a GPR to be used as a source or destination.
<i>rB</i> (16–20)	This field is used to specify a GPR to be used as a source.
<i>Rc</i> (31)	<i>Record bit.</i> 0 Does not update the condition register (CR). 1 Updates the CR to reflect the result of the operation. For integer instructions, CR bits 0–2 are <i>set</i> to reflect the result as a signed quantity and CR bit 3 receives a copy of the summary overflow bit, XER[SO]. The result as an unsigned quantity or a bit string can be deduced from the EQ bit. (Note that exceptions are referred to as interrupts in the architecture specification.)
<i>rD</i> (6–10)	This field is used to specify a GPR to be used as a destination.
<i>rS</i> (6–10)	This field is used to specify a GPR to be used as a source.
<i>SH</i> (16–20)	This field is used to specify a shift amount.
<i>SIMM</i> (16–31)	This immediate field is used to specify a 16-bit signed integer.
<i>TO</i> (6–10)	This field is used to specify the conditions on which to trap.
<i>UIMM</i> (16–31)	This immediate field is used to specify a 16-bit unsigned integer.
<i>XO</i> (21–30, 22–30, 26–30)	Extended opcode field.

Notation and Conventions

The operation of some instructions is described by a semiformal language (pseudocode). See Table 3 for a list of pseudocode notation and conventions used throughout this chapter.

Table 3. Notation and Conventions

Notation/Convention	Meaning
\leftarrow	Assignment
$\leftarrow \text{iea}$	Assignment of an instruction effective address.
\neg	NOT logical operator
*	Multiplication
\div	Division (yielding quotient)
+	Two's-complement addition
-	Two's-complement subtraction, unary minus
=, ≠	Equals and Not Equals relations
<, ≤, >, ≥	Signed comparison relations
. (period)	Update. When used as a character of an instruction mnemonic, a period (.) means that the instruction updates the condition register field.

MPCxxx INSTRUCTION SET

Table 3. Notation and Conventions (Continued)

Notation/Convention	Meaning
c	Carry. When used as a character of an instruction mnemonic, a 'c' indicates a carry out in XER[CA].
e	Extended Precision. When used as the last character of an instruction mnemonic, an 'e' indicates the use of XER[CA] as an operand in the instruction and records a carry out in XER[CA].
o	Overflow. When used as a character of an instruction mnemonic, an 'o' indicates the record of an overflow in XER[OV] and CR0[SO] for integer instructions.
<U, >U	Unsigned comparison relations
?	Unordered comparison relation
&,	AND, OR logical operators
	Used to describe the concatenation of two values (that is, 010 111 is the same as 010111)
\oplus, \equiv	Exclusive-OR, Equivalence logical operators (for example, $(a \equiv b) = (a \oplus \neg b)$)
0bnnnn	A number expressed in binary format.
0xnnnn	A number expressed in hexadecimal format.
(n)x	The replication of x, n times (that is, x concatenated to itself $n - 1$ times). (n)0 and (n)1 are special cases. A description of the special cases follows: <ul style="list-style-type: none">• (n)0 means a field of n bits with each bit equal to 0. Thus (5)0 is equivalent to 0b00000.• (n)1 means a field of n bits with each bit equal to 1. Thus (5)1 is equivalent to 0b11111.
(rA 0)	The contents of rA if the rA field has the value 1–31, or the value 0 if the rA field is 0.
(rX)	The contents of rX
x[n]	n is a bit or field within x, where x is a register
x^n	x is raised to the nth power
ABS(x)	Absolute value of x
CEIL(x)	Least integer $\geq x$
Characterization	Reference to the setting of status bits in a standard way that is explained in the text.
CIA	Current instruction address. The 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK = 1 to set the link register. Does not correspond to any architected register.
Clear	Clear the leftmost or rightmost n bits of a register to 0. This operation is used for rotate and shift instructions.
Clear left and shift left	Clear the leftmost b bits of a register, then shift the register left by n bits. This operation can be used to scale a known non-negative array index by the width of an element. These operations are used for rotate and shift instructions.
Cleared	Bits are set to 0.

Table 3. Notation and Conventions (Continued)

Notation/Convention	Meaning
Do	Do loop. <ul style="list-style-type: none">• Indenting shows range.• “To” and/or “by” clauses specify incrementing an iteration variable.• “While” clauses give termination conditions.
Extract	Select a field of n bits starting at bit position b in the source register, right or left justify this field in the target register, and clear all other bits of the target register to zero. This operation is used for rotate and shift instructions.
EXTS(x)	Result of extending x on the left with sign bits
GPR(x)	<i>General-purpose register x</i>
if...then...else...	Conditional execution, indenting shows range, else is optional.
Insert	Select a field of n bits in the source register, insert this field starting at bit position b of the target register, and leave other bits of the target register unchanged. (No <i>simplified mnemonic</i> is provided for insertion of a field when operating on double words; such an insertion requires more than one instruction.) This operation is used for rotate and shift instructions. (Note that simplified mnemonics are referred to as extended mnemonics in the architecture specification.)
Leave	Leave innermost do loop, or the do loop described in leave statement.
MASK(x, y)	Mask having ones in positions x through y (wrapping if $x > y$) and zeros elsewhere.
MEM(x, y)	Contents of y bytes of memory starting at address x .
NIA	Next instruction address, which is the 32-bit address of the next instruction to be executed (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruction address is CIA + 4. Does not correspond to any architected register.
OEA	PowerPC operating environment architecture
Rotate	Rotate the contents of a register right or left n bits without masking. This operation is used for rotate and shift instructions.
Set	Bits are set to 1.
Shift	Shift the contents of a register right or left n bits, clearing vacated bits (logical shift). This operation is used for rotate and shift instructions.
SPR(x)	Special-purpose register x
TRAP	Invoke the system trap handler.
Undefined	An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation.
UISA	PowerPC user instruction set architecture
VEA	PowerPC virtual environment architecture

Table 4 describes instruction field notation conventions used throughout this document.

Table 4. Instruction Field Conventions

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
D	d
DS	ds
FXM	CRM
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM
/, //, ///	0...0 (shaded)

Precedence rules for pseudocode operators are summarized in Table 5.


Table 5. Precedence Rules

Operators	Associativity
x[n], function evaluation	Left to right
(n)x or replication, x(n) or exponentiation	Right to left
unary −, ∉	Right to left
*, +	Left to right
+, −	Left to right
	Left to right
=, ≠, <, ≤, >, ≥, <U, >U, ?	Left to right
&, ⊕, ≡	Left to right
	Left to right
− (range)	None
←, ←iea	None

Operators higher in Table 5 are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. For example, “−” (unary minus) associates from left to right, so $a - b - c = (a - b) - c$. Parentheses are used to override the evaluation order implied by Table 5, or to increase clarity; parenthesized expressions are evaluated before serving as operands.

MPCxxx Instruction Set

The remainder of this chapter lists and describes the instruction set for the MPCxxx. The instructions are listed in alphabetical order by mnemonic. Figure 1 shows the format for each instruction description page.



Instruction Description

Note that the execution unit that executes the instruction may not be the same for all PowerPC processors.

addx

Add

add	rD,rA,rB	(OE = 0 Rc = 0)
add.	rD,rA,rB	(OE = 0 Rc = 1)
addo	rD,rA,rB	(OE = 1 Rc = 0)
addo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	266	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$$rD \leftarrow (rA) + (rB)$$

The sum (rA) + (rB) is placed into rD.

The **add** instruction is preferred for addition because it sets few status bits.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			XO
------	--	--	----

addc_x

Add Carrying

addc	rD,rA,rB	(OE = 0 Rc = 0)
addc.	rD,rA,rB	(OE = 0 Rc = 1)
addco	rD,rA,rB	(OE = 1 Rc = 0)
addco.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	10	Rc
0	5 6	10 11	15 16	20 21 22	30	31

$$rD \leftarrow (rA) + (rB)$$

The sum $(rA) + (rB)$ is placed into rD .

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UIISA			XO
-------	--	--	----

adde

Add Extended

adde	rD,rA,rB	(OE = 0 Rc = 0)
adde.	rD,rA,rB	(OE = 0 Rc = 1)
addeo	rD,rA,rB	(OE = 1 Rc = 0)
addeo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	138	Rc
0	5 6	10 11	15 16	20 21 22		30 31

rD " **(rA)** + **(rB)** + XER[CA]

The sum **(rA)** + **(rB)** + XER[CA] is placed into **rD**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Affected: SO, OV (If OE = 1)

PowerPC Architecture Level Supervisor Level Optional Form

UISA			XO
------	--	--	----

addi

Add Immediate

addi

rD,rA,SIMM

14	D	A	SIMM	
0	5 6	10 11	15 16	31

```
if rA = 0 then rD := EXTS(SIMM)
else rD := rA + EXTS(SIMM)
```

The sum (rA|0) + SIMM is placed into rD.

The **addi** instruction is preferred for addition because it sets few status bits. Note that **addi** uses the value 0, not the contents of GPR0, if rA = 0.

Other registers altered:

- None

Simplified mnemonics:

li	rD,value	equivalent to	addi	rD,0,value
la	rD,disp(rA)	equivalent to	addi	rD,rA,disp
subi	rD,rA,value	equivalent to	addi	rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addic

Add Immediate Carrying

addic

rD,rA,SIMM

12	D	A	SIMM	
0	5 6	10 11	15 16	31

rD = **(rA)** + EXTS(**SIMM**)

The sum **(rA)** + SIMM is placed into rD.

Other registers altered:

- XER:

Affected: CA

Simplified mnemonics:

subic rD,rA,value equivalent to **addic** rD,rA,-value

PowerPC Architecture Level Supervisor Level Optional Form

UISA			D
------	--	--	---

addic.

Add Immediate Carrying and Record

addic.

addic.

rD,rA,SIMM

13	D	A	SIMM	
0	5 6	10 11	15 16	31

rD “ **(rA)** + EXTS(**SIMM**)

The sum **(rA) + SIMM** is placed into **rD**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Simplified mnemonics:

subic.rD,rA,value equivalent to **addic.rD,rA,-value**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addis

Add Immediate Shifted

addis

rD,rA,SIMM

15	D	A	SIMM	
0	5 6	10 11	15 16	31

```
if rA = 0 then rD := EXTS(SIMM || (16)0)
else      rD := (rA) + EXTS(SIMM || (16)0)
```

The sum (rA|0) + (SIMM || 0x0000) is placed into rD.

The **addis** instruction is preferred for addition because it sets few status bits. Note that **addis** uses the value 0, not the contents of GPR0, if rA = 0.

Other registers altered:

- None

Simplified mnemonics:

lis rD,value

equivalent to
equivalent to

addis rD,0,value

subis rD,rA,value

addis rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addmex

Add to Minus One Extended

addmex

addme	rD,rA	(OE = 0 Rc = 0)
addme.	rD,rA	(OE = 0 Rc = 1)
addmeo	rD,rA	(OE = 1 Rc = 0)
addmeo.	rD,rA	(OE = 1 Rc = 1)

Reserved

31	D	A	0 0 0 0 0	OE	234	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

rD \sim (**rA**) + XER[CA] - 1

The sum (**rA**) + XER[CA] + 0xFFFF_FFFF_FFFF_FFFF is placed into **rD**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level Supervisor Level Optional Form

UISA			XO
------	--	--	----

addze_x

Add to Zero Extended

addze	rD,rA	(OE = 0 Rc = 0)
addze.	rD,rA	(OE = 0 Rc = 1)
addzeo	rD,rA	(OE = 1 Rc = 0)
addzeo.	rD,rA	(OE = 1 Rc = 1)

addze_x

■ Reserved

31	D	A	0 0 0 0	OE	202	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

rD " (rA) + XER[CA]

The sum (rA) + XER[CA] is placed into rD.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

andx

AND

and

rA,rS,rB

(Rc = 0)

and.

rA,rS,rB

(Rc = 1)

31	S	A	B	28	Rc
0	5 6	10 11	15 16	20 21	30 31

rA \leftarrow (**rS**) & (**rB**)

The contents of **rS** are ANDed with the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			X
------	--	--	---

andcx

AND with Complement

andc

rA,rS,rB

(Rc = 0)

andc.

rA,rS,rB

(Rc = 1)

andcx

31	S	A	B	60	Rc
0	5 6	10 11	15 16	20 21	30 31

rA \leftarrow (**rS**) + \neg (**rB**)

The contents of **rS** are ANDed with the one's complement of the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level Supervisor Level Optional Form

UISA			X
------	--	--	---

andi.

AND Immediate

andi.

andi.

rA,rS,UIMM

28	S	A	UIMM	
0	5 6	10 11	15 16	31

rA \leftarrow (**rS**) $\&$ ((16)0 || UIMM)

The contents of **rS** are ANDed with 0x0000 || UIMM and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

andis.

AND Immediate Shifted

andis.

andis.

rA,rS,UIMM

29	S	A	UIMM	
0	5 6	10 11	15 16	31

rA \leftarrow (**rS**) + (**UIMM** || (16)0)

The contents of **rS** are ANDed with UIMM || 0x0000 and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

bx

Branch

b	target_addr	(AA = 0 LK = 0)
ba	target_addr	(AA = 1 LK = 0)
bl	target_addr	(AA = 0 LK = 1)
bla	target_addr	(AA = 1 LK = 1)

18		LI	AA	LK
0	5 6		29 30	31

```

if AA then NIA←iea EXTS(LI || 0b00)
else NIA←iea CIA + EXTS(LI || 0b00)
if LK then LR←iea CIA + 4

```

target_addr specifies the branch target address.

If AA = 0, then the branch target address is the sum of LI || 0b00 sign-extended and the address of this instruction. If AA = 1, then the branch target address is the value LI || 0b00 sign-extended. If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Link Register (LR) (if LK = 1)

PowerPC Architecture Level

Supervisor Level

Optional

Form

UIISA			I
-------	--	--	---

bcx

Branch Conditional

bc	BO, BI, target_addr	(AA = 0 LK = 0)
bca	BO, BI, target_addr	(AA = 1 LK = 0)
bcl	BO, BI, target_addr	(AA = 0 LK = 1)
bcla	BO, BI, target_addr	(AA = 1 LK = 1)

16	BO	BI	BD	AA	LK
0	5 6	10 11	15 16	29 30	31

```
m ← 32
if ¬ BO[2] then CTR ← CTR - 1
ctr_ok ← BO[2] | (BO[3])
cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
if ctr_ok & cond_ok then
  if AA then NIA ←iea EXTS(BD || 0b00)
  else NIA ←iea CIA + EXTS(BD || 0b00)
  if LK then LR ←iea CIA + 4
```

The BI field specifies the bit in the condition register (CR) to be used as the condition of the branch. The BO field is encoded as described in Table 6.

Table 6. BO Operand Encodings

BO	Description
0000y	Decrement the count register (CTR), then branch if the condition is FALSE.
0001y	Decrement the CTR, then branch if the condition is FALSE.
001zy	Branch if the condition is FALSE.
0100y	Decrement the CTR, then branch if the condition is TRUE.
0101y	Decrement the CTR, then branch if the condition is TRUE.
011zy	Branch if the condition is TRUE.
1z00y	Decrement the CTR, then branch if the decremented CTR ≠ 0.
1z01y	Decrement the CTR, then branch if the decremented CTR = 0.
1z1zz	Branch always.

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The y bit provides a hint about whether a conditional branch is likely to be taken.

target_addr specifies the branch target address.

If AA = 0, the branch target address is the sum of BD || 0b00 sign-extended and the address of this instruction. If AA = 1, the branch target address is the value BD || 0b00 sign-extended. If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Count Register (CTR) (if BO[2] = 0)

Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

blt	target	equivalent to	bc	12,0,target
bne	cr2,target	equivalent to	bc	4,10,target
bdnz	target	equivalent to	bc	16,0,target

PowerPC Architecture Level Supervisor Level Optional Form

UISA			B
------	--	--	---

bcctrx

Branch Conditional to Count Register

bcctrx

bcctr	BO,BI	(LK = 0)
bcctrl	BO,BI	(LK = 1)

Reserved

19	BO	BI	0 0 0 0	528	LK
0	5 6	10 11	15 16	20 21	30 31

```

cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
if cond_ok then
  NIA ←iea CTR || 0b00
  if LK then LR ←iea CIA + 4

```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 7.

Table 7. BO Operand Encodings

BO	Description
0000y	Decrement the count register (CTR), then branch if the condition is FALSE.
0001y	Decrement the CTR, then branch if the condition is FALSE.
001zy	Branch if the condition is FALSE.
0100y	Decrement the CTR, then branch if the condition is TRUE.
0101y	Decrement the CTR, then branch if the condition is TRUE.
011zy	Branch if the condition is TRUE.
1z00y	Decrement the CTR, then branch if the decremented CTR ≠ 0.
1z01y	Decrement the CTR, then branch if the decremented CTR = 0.
1z1zz	Branch always.

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The y bit provides a hint about whether a conditional branch is likely to be taken.

The branch target address is CTR || 0b00.

If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

If the “decrement and test CTR” option is specified (BO[2] = 0), the instruction form is invalid.

Other registers altered:

Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

bltctr	equivalent to	bcctr 12,0
bnectr cr2	equivalent to	bcctr 4,10

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

bclr_x

Branch Conditional to Link Register

bclr_x

bclr	BO, BI	(LK = 0)
bclrl	BO, BI	(LK = 1)

Reserved

19	BO	BI	0 0 0 0	16	LK
0	5 6	10 11	15 16	20 21	30 31

```
m ← 32
if ¬ BO[2] then CTR ← CTR - 1
ctr_ok ← BO[2] | ((CTR ≠ 0) ⊕ BO[3])
cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
if ctr_ok & cond_ok then
    NIA ←ia LR || 0b00
    if LK then LR ←ia CIA + 4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 8.

Table 8. BO Operand Encodings

BO	Description
0000y	Decrement the CTR, then branch if the condition is FALSE.
0001y	Decrement the CTR, then branch if the condition is FALSE.
001zy	Branch if the condition is FALSE.
0100y	Decrement the CTR, then branch if the condition is TRUE.
0101y	Decrement the CTR, then branch if the condition is TRUE.
011zy	Branch if the condition is TRUE.
1z00y	Decrement the CTR, then branch if the decremented CTR ≠ 0.
1z01y	Decrement the CTR, then branch if the decremented CTR = 0.
1z1zz	Branch always.

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The y bit provides a hint about whether a conditional branch is likely to be taken.

The branch target address is LR[0-29] || 0b00.

If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Count Register (CTR) (if BO[2] = 0)

Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

bltr	equivalent to	bclr	12,0
bnelr cr2	equivalent to	bclr	4,10
bdnzlr	equivalent to	bclr	16,0

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			XL
------	--	--	----

cmp

Compare

cmp

crfD,L,rA,rB

cmp

Reserved

31	crfD	0	L	A	B	000000000000	0
0	5 6	8 9	10 11	15 16	20 21		30 31

```
a ← EXTS(rA)
b ← EXTS(rB)
if a < b then c ← 0b100
else if a > b then c ← 0b010
else c ← 0b001
CR[4 * crfD-4 * crfD + 3] ← c || XER[SO]
```

The contents of rA are compared with the contents of rB treating the operands as signed integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpd rA,rB

equivalent to

cmp 0,1,rA,rB

cmpw cr3,rA,rB

equivalent to

cmp 3,0,rA,rB

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			X
------	--	--	---

cmpi

Compare Immediate

cmpi

crfD,L,rA,SIMM

cmpi

Reserved

11	crfD	0	L	A		SIMM	
0	5 6	8 9	10 11	15 16			31

```

a ← (rA)
ifa < EXTS(SIMM) then c ← 0b100
else if a > EXTS(SIMM) then c ← 0b010
else c ← 0b001
CR[4 * crfD-4 * crfD + 3] ← c || XER[SO]

```

The contents of rA are compared with the sign-extended value of the SIMM field, treating the operands as signed integers. The result of the comparison is placed into CR field **crfD**.

Other registers altered:

- Condition Register (CR field specified by operand **crfD**):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpdirA,value	equivalent to	cmpi 0,1,rA,value
cmpwi cr3,rA,value	equivalent to	cmpi 3,0,rA,value

PowerPC Architecture Level Supervisor Level Optional Form

UISA			D
------	--	--	---

cmpl

Compare Logical

cmpl

crfD,L,rA,rB

cmpl

Reserved

31	crfD	0	L	A	B		32	0
0	5 6	8 9	10 11	15 16	20 21			31

```

a ← rA
b ← rB
if a <U b then c ← 0b100
else if a >U b then c ← 0b010
else c ← 0b001
CR[4 * crfD-4 * crfD + 3] ← c || XER[SO]

```

The contents of **rA** are compared with the contents of **rB**, treating the operands as unsigned integers. The result of the comparison is placed into CR field **crfD**.

Other registers altered:

- Condition Register (CR field specified by operand **crfD**):
- Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpldrA,rB
cmplw cr3,rA,rB

equivalent to
equivalent to

cmpl 0,1,rA,rB
cmpl 3,0,rA,rB

PowerPC Architecture Level Supervisor Level Optional Form

UISA			X
------	--	--	---

cmpli

Compare Logical Immediate

cmpli

crfD,L,rA,UIMM

cmpli

Reserved

10	crfD	0	L	A		UIMM	
0	5 6	8 9	10 11	15 16			31

```

a ← (rA)
ifa <U ((16)0 || UIMM) then c ← 0b100
else if a >U ((16)0 || UIMM) then c ← 0b010
else c ← 0b001
CR[4 * crfD-4 * crfD + 3] ← c || XER[SO]

```

The contents of rA are compared with 0x0000|| UIMM, treating the operands as unsigned integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand **crfD**):
Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpldir A,value	equivalent to	cmpli 0,1,rA,value
cmplwi cr3,rA,value	equivalent to	cmpli 3,0,rA,value

PowerPC Architecture Level Supervisor Level Optional Form

UISA			D
------	--	--	---

cntlzw_x

Count Leading Zeros Word

cntlzw

rA,rS

(Rc = 0)

cntlzw.

rA,rS

(Rc = 1)

cntlzw_x

Reserved

31	S	A	0 0 0 0	26	Rc
0	5 6	10 11	15 16	20 21	30 31

```

n ← 0
do while n < 32
  if rS[n] = 1 then leave
  n ← n + 1
rA ← n

```

A count of the number of consecutive zero bits starting at bit 0 of **rS** is placed into **rA**. This number ranges from 0 to 32, inclusive.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: If Rc = 1, then LT is cleared in the CR0 field.

PowerPC Architecture Level

Supervisor Level

Optional

Form

UIISA			X
-------	--	--	---

crand

Condition Register AND

crand

crbD,crbA,crbB

crand

Reserved

19	crbD	crbA	crbB	257	0
0	5 6	10 11	15 16	20 21	30 31

$\text{CR}[\text{crbD}] \leftarrow \text{CR}[\text{crbA}] \ \& \ \text{CR}[\text{crbB}]$

The bit in the condition register specified by **crbA** is ANDed with the bit in the condition register specified by **crbB**. The result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

crandc

Condition Register AND with Complement

crandc

crbD,crbA,crbB

crandc

Reserved

19	crbD	crbA	crbB		129	0
0	5 6	10 11	15 16	20 21	30 31	

$CR[crbD] \leftarrow CR[crbA] \& \neg CR[crbB]$

The bit in the condition register specified by **crbA** is ANDed with the complement of the bit in the condition register specified by **crbB** and the result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

creqv

Condition Register Equivalent

creqv

crbD,crbA,crbB

creqv

Reserved

19	crbD	crbA	crbB	289	0
0	5 6	10 11	15 16	20 21	30 31

$CR[crbD] \leftarrow CR[crbA] \oplus CR[crbB]$

The bit in the condition register specified by **crbA** is XORed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crset crbD

equivalent to

creqv crbD,crbD,crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

crnand

Condition Register NAND

crnand

crbD,crbA,crbB

crnand

Reserved

19	crbD	crbA	crbB	225	0
0	5 6	10 11	15 16	20 21	30 31

$CR[crbD] \leftarrow \neg (CR[crbA] \& CR[crbB])$

The bit in the condition register specified by **crbA** is ANDed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			XL
------	--	--	----

crnor

Condition Register NOR

crnor

crbD,crbA,crbB

crnor

Reserved

19	crbD	crbA	crbB		33	0
0	5 6	10 11	15 16	20 21	30 31	

$$\text{CR}[\text{crbD}] \leftarrow \neg (\text{CR}[\text{crbA}] \mid \text{CR}[\text{crbB}])$$

The bit in the condition register specified by **crbA** is ORed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

Simplified mnemonics:

crnot crbD,crbA

equivalent to

crnor crbD,crbA,crbA

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

cror

Condition Register OR

cror

crbD,crbA,crbB

cror

Reserved

19	crbD	crbA	crbB	449	0
0	5 6	10 11	15 16	20 21	30 31

$CR[crbD] \leftarrow CR[crbA] \mid CR[crbB]$

The bit in the condition register specified by **crbA** is ORed with the bit in the condition register specified by **crbB**. The result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crmove crbD,crbA equivalent to **cror crbD,crbA,crbA**

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

crorc

Condition Register OR with Complement

crorc

crbD,crbA,crbB

crorc

Reserved

19	crbD	crbA	crbB	417	0
0	5 6	10 11	15 16	20 21	30 31

$\text{CR}[\text{crbD}] \leftarrow \text{CR}[\text{crbA}] \mid \neg \text{CR}[\text{crbB}]$

The bit in the condition register specified by **crbA** is ORed with the complement of the condition register bit specified by **crbB** and the result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

PowerPC Architecture Level Supervisor Level Optional Form

UISA			XL
------	--	--	----

crxor

Condition Register XOR

crxor

crbD,crbA,crbB

crxor

Reserved

19	crbD	crbA	crbB	193	0
0	5 6	10 11	15 16	20 21	30 31

$$\text{CR}[\text{crbD}] \leftarrow \text{CR}[\text{crbA}] \oplus \text{CR}[\text{crbB}]$$

The bit in the condition register specified by **crbA** is XORed with the bit in the condition register specified by **crbB** and the result is placed into the condition register specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by **crbD**

Simplified mnemonics:

crclr crbD

equivalent to

crxor crbD,crbD,crbD

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

dcbf

Data Cache Block Flush

dcbf

dcbf

rA,rB

Reserved

31	0 0 0 0	A	B	86	0
0	5 6	10 11	15 16	20 21	30 31

EA is the sum $(rA|0) + (rB)$.

The **dcbf** instruction invalidates the *block* in the data *cache* addressed by EA, copying the block to memory first, if there is any dirty data in it. If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will, if necessary, send an address-only broadcast to other processors. The broadcast of the **dcbf** instruction causes another processor to copy the block to memory, if it has dirty data, and then invalidate the block from the cache.

The action taken depends on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken for the various states of the *memory coherency* attribute (M bit).

- Coherency required
 - Unmodified block—Invalidates copies of the block in the data caches of all processors.
 - Modified block—Copies the block to memory. Invalidates copies of the block in the data caches of all processors.
 - Absent block—if modified copies of the block are in the data caches of other processors, causes them to be copied to memory and invalidated in those data caches. If unmodified copies are in the data caches of other processors, causes those copies to be invalidated in those data caches.
- Coherency not required
 - Unmodified block—Invalidates the block in the processor's data cache.
 - Modified block—Copies the block to memory. Invalidates the block in the processor's data cache.
 - Absent block (target block not in cache)—No action is taken.

The function of this instruction is independent of the write-through, *write-back* and *caching-inhibited/allowed* modes of the block containing the byte addressed by EA.

This instruction may be treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

dcbi

Data Cache Block Invalidate

dcbi

dcbi

rA,rB

Reserved

31	0 0 0 0	A	B	470	0
0	5 6	10 11	15 16	20 21	30 31

EA is the sum ($rA|0$) + (rB).

The action taken is dependent on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken if the block containing the byte addressed by EA is or is not in the cache.

- Coherency required
 - Unmodified block—Invalidates copies of the block in the data caches of all processors.
 - Modified block—Invalidates copies of the block in the data caches of all processors. (Discards the modified contents.)
 - Absent block—if copies of the block are in the data caches of any other processor, causes the copies to be invalidated in those data caches. (Discards any modified contents.)
- Coherency not required
 - Unmodified block—Invalidates the block in the processor's data cache.
 - Modified block—Invalidates the block in the processor's data cache. (Discards the modified contents.)
 - Absent block (target block not in cache)—No action is taken.

When data address translation is enabled, MSR[DR] = 1, and the *virtual address* has no translation, a DSI *exception* occurs. The function of this instruction is independent of the *write-through* and caching-inhibited/allowed modes of the block containing the byte addressed by EA. This instruction operates as a store to the addressed byte with respect to address translation and protection. The *referenced* and *changed bits* are modified appropriately. This is a supervisor-level instruction.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		X

dcbst

Data Cache Block Store

dcbst

dcbst

rA,rB

Reserved

31	0 0 0 0	A	B		54	0
0	5 6	10 11	15 16	20 21	30 31	

EA is the sum $(rA|0) + (rB)$.

The **dcbst** instruction executes as follows:

- If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the data cache of any processor and has been modified, the writing of it to main memory is initiated.
- If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the data cache of this processor and has been modified, the writing of it to main memory is initiated.

The function of this instruction is independent of the write-through and caching-inhibited/allowed modes of the block containing the byte addressed by EA. The processor treats this instruction as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

VEA			X
-----	--	--	---

dcbt

Data Cache Block Touch

dcbt

dcbt

rA,rB

Reserved

31	0 0 0 0	A	B	278	0
0	5 6	10 11	15 16	20 21	30 31

EA is the sum $(rA|0) + (rB)$.

This instruction is a hint that performance will probably be improved if the block containing the byte addressed by EA is *fetched* into the data cache, because the program will probably soon load from the addressed byte. The hint is ignored if the block is caching-inhibited. Executing **dcbt** does not cause the system alignment error handler to be invoked.

This instruction may be treated as a load from the addressed byte with respect to address translation, memory protection, and reference and change recording, except that no exception occurs in the case of a translation fault or protection violation.

The program uses the **dcbt** instruction to request a *cache block* fetch before it is actually needed by the program. The program can later execute load instructions to put data into registers. However, the processor is not obliged to load the addressed block into the data cache.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

dcbtst

dcbtst

Data Cache Block Touch for Store

dcbtst

rA,rB

Reserved

31	0 0 0 0	A	B	246	0
0	5 6	10 11	15 16	20 21	30 31

EA is the sum $(rA|0) + (rB)$.

This instruction is a hint that performance will be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon store into the addressed byte. The hint is ignored if the block is caching-inhibited. Executing **dcbtst** does not cause the system alignment error handler to be invoked.

This instruction operates as a load from the addressed byte with respect to address translation and protection, except that no exception occurs in the case of a translation fault or protection violation. Also, if the referenced and changed bits are recorded, they are recorded as if the access was a load.

The program uses **dcbtst** to request a cache block fetch to guarantee that a subsequent store will be to a cached location. The program can later execute store instructions to put data into memory. However, the processor is not obliged to load the addressed cache block into the data cache.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

dcbz

Data Cache Block Set to Zero

dcbz

rA,rB

dcbz

										Reserved
31	5	6	00 000	A	15	16	B	20	21	1014 0

EA is the sum $(rA|0) + (rB)$.

The **dcbz** instruction executes as follows:

- If the cache block containing the byte addressed by EA is in the data cache, all bytes are cleared.
- If the cache block containing the byte addressed by EA is not in the data cache and the corresponding *page* is caching-allowed, the cache block is allocated in the data cache (without fetching the block from main memory), and all bytes are cleared.
- If the page containing the byte addressed by EA is in caching-inhibited or write-through mode, either all bytes of main memory that correspond to the addressed cache block are cleared or the alignment *exception handler* is invoked. The exception handler clears all bytes in main memory that corresponds to the addressed cache block.
- If the cache block containing the byte addressed by EA is in coherency-required mode, and the cache block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches.

This instruction is treated as a store to the addressed byte with respect to address translation, memory protection, referenced and changed recording and the ordering enforced by **eieio** or by the combination of caching-inhibited and guarded attributes for a page.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

divWx

Divide Word

divw	rD,rA,rB	(OE = 0 Rc = 0)
divw.	rD,rA,rB	(OE = 0 Rc = 1)
divwo	rD,rA,rB	(OE = 1 Rc = 0)
divwo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	491	Rc
0	5 6	10 11	15 16	20 21 22	491	30 31

```

dividend ← (rA)
divisor ← (rB)
rD ← dividend ÷ divisor

```

The dividend is the contents of rA. The divisor is the contents of rB. The 32-bit quotient is formed and placed in rD. The remainder is not supplied as a result.

Both the operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies the equation—dividend = (quotient * divisor) + r where $0 \leq r < |\text{divisor}|$ (if the dividend is non-negative), and $-|\text{divisor}| < r \leq 0$ (if the dividend is negative).

If an attempt is made to perform any of the divisions— $0x8000_0000 \div -1$ or $<\text{anything}> \div 0$ —then the contents of rD are undefined, as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit signed remainder of dividing the contents of rA by the contents of rB can be computed as follows, except in the case that the contents of rA = -231 and the contents of rB = -1.

divw	rD,rA,rB	# rD = quotient
mullw	rD,rD,rB	# rD = quotient * divisor
subf	rD,rD,rA	# rD = remainder

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

- XER:

Affected: SO, OV (if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

divwux

Divide Word Unsigned

divwu	rD,rA,rB	(OE = 0 Rc = 0)
divwu.	rD,rA,rB	(OE = 0 Rc = 1)
divwuo	rD,rA,rB	(OE = 1 Rc = 0)
divwuo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	459	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

```

dividend ← (rA)
divisor ← (rB)
rD ← dividend ÷ divisor

```

The dividend is the contents of rA. The divisor is the contents of rB. A 32-bit quotient is formed. The 32-bit quotient is placed into rD. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the equation—dividend = (quotient * divisor) + r (where $0 \leq r < \text{divisor}$). If an attempt is made to perform the division—<anything> $\div 0$ —then the contents of rD are undefined as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit unsigned remainder of dividing the contents of rA by the contents of rB can be computed as follows:

divwu	rD,rA,rB	# rD = quotient
mullw	rD,rD,rB	# rD = quotient * divisor
subf	rD,rD,rA	# rD = remainder

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

- XER:

Affected: SO, OV (if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

eciwx

rD,rA,rB

 Reserved

31	5	6	D	10	11	A	15	16	B	20	21	310	0
0												30	31

The **eciwx** instruction allows the system designer to map special devices in an alternative way. The MMU translation of the EA is not used to select the special device, as it is used in most instructions such as loads and stores. Rather, it is used as an address operand that is passed to the device over the address bus. Four other pins (the burst and size pins on the 60x bus) are used to select the device; these four pins output the 4-bit resource ID (RID) field that is located in the EAR register. The **eciwx** instruction also loads a word from the data bus that is output by the special device.

The **eciwx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```

if rA = 0 then b ← 0
else b← (rA)
EA ← b + (rB)
paddr ← address translation of EA
send load word request for paddr to device identified by EAR[RID]
rD ← word from device

```

EA is the sum $(rA|0) + (rB)$.

A load word request for the physical address (referred to as real address in the architecture specification) corresponding to EA is sent to the device identified by EAR[RID], bypassing the cache. The word returned by the device is placed in rD. EAR[E] must be 1. If it is not, a DSI exception is generated.

EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are *boundedly undefined*.

The **eciwx** instruction is supported for EAs that reference memory *segments* in which SR[T] = 1 and for EAs mapped by the DBAT registers. If the EA references a *direct-store* segment (SR[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined. This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, referenced and changed bit recording, and the ordering performed by **eieio**. This instruction is optional in the PowerPC architecture.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA		√	X

ecowx

External Control Out Word Indexed

ecowx

rS,rA,rB

ecowx

Reserved

31	5	6	S	10	11	A	15	16	B	20	21	438	0	30	31
0															

The **ecowx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
paddr ← address translation of EA
send store word request for paddr to device identified by EAR[RID]
send rS to device

```

EA is the sum $(rA|0) + (rB)$. A store word request for the physical address corresponding to EA and the contents of rS are sent to the device identified by EAR[RID], bypassing the cache. EAR[E] must be 1, if it is not, a DSI exception is generated. EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The **ecowx** instruction is supported for effective addresses that reference memory segments in which SR[T] = 0, and for EAs mapped by the DBAT registers. If the EA references a direct-store segment (SR[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined. This instruction is treated as a store from the addressed byte with respect to address translation, memory protection, and referenced and changed bit recording, and the ordering performed by **eieio**. This instruction is optional in the PowerPC architecture.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA		√	X

eieio

Enforce In-Order Execution of I/O

eieio

										Reserved	
31	00 000	0 0 000	0 0 000	0 0 000	854	0	5 6	10 11	15 16	20 21	30 31

The **eieio** instruction provides an ordering function for the effects of load and store instructions executed by a processor. These loads and stores are divided into two sets, which are ordered separately. The *memory accesses* caused by a **dcbz** instruction are ordered like a store. The two sets follow:

1. Loads and stores to memory that is both caching-inhibited and guarded, and stores to memory that is write-through required.

The **eieio** instruction controls the order in which the accesses are performed in main memory. It ensures that all applicable memory accesses caused by instructions preceding the **eieio** instruction have completed with respect to main memory before any applicable memory accesses caused by instructions following the **eieio** instruction access main memory. It acts like a barrier that flows through the memory queues and to main memory, preventing the reordering of memory accesses across the barrier. No ordering is performed for **dcbz** if the instruction causes the system alignment error handler to be invoked.

All accesses in this set are ordered as a single set—that is, there is not one order for loads and stores to caching-inhibited and guarded memory and another order for stores to write-through required memory.

2. Stores to memory that have all of the following attributes—caching-allowed, write-through not required, and memory-coherency required.

The **eieio** instruction controls the order in which the accesses are performed with respect to coherent memory. It ensures that all applicable stores caused by instructions preceding the **eieio** instruction have completed with respect to coherent memory before any applicable stores caused by instructions following the **eieio** instruction complete with respect to coherent memory.

With the exception of **dcbz**, **eieio** does not affect the order of cache operations (whether caused explicitly by execution of a cache management instruction, or implicitly by the *cache coherency* mechanism). The **eieio** instruction does not affect the order of accesses in one set with respect to accesses in the other set.

The **eieio** instruction may complete before memory accesses caused by instructions preceding the **eieio** instruction have been performed with respect to main memory or coherent memory as appropriate.

The **eieio** instruction is intended for use in managing shared data structures, in accessing memory-mapped I/O, and in preventing load/store combining operations in main memory. For the first use, the shared data structure and the lock that protects it must be altered only by stores that are in the same set (1 or 2; see previous discussion). For the second use, **eieio** can be thought of as placing a barrier into the stream of memory accesses

issued by a processor, such that any given memory access appears to be on the same side of the barrier to both the processor and the I/O device.

Because the processor performs store operations in order to memory that is designated as both caching-inhibited and guarded, the **eieio** instruction is needed for such memory only when loads must be ordered with respect to stores or with respect to other loads.

Note that the **eieio** instruction does not connect hardware considerations to it such as multiprocessor implementations that send an **eieio** address-only broadcast (useful in some designs). For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **eieio** broadcast signals to that buffer that previous loads/stores (marked caching-inhibited, guarded, or write-through required) must complete before any following loads/stores (marked caching-inhibited, guarded, or write-through required).

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

eqvx

Equivalent

eqv	rA,rS,rB	(Rc = 0)
eqv.	rA,rS,rB	(Rc = 1)

31		S		A		B		284		Rc
0	5	6	10	11	15	16	21	22	30	31

$$\mathbf{rA} \leftarrow (\mathbf{rS}) \oplus (\mathbf{rB})$$

The contents of **rS** are XORed with the contents of **rB** and the complemented result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

extsb_x

Extend Sign Byte

extsb	rA,rS	(Rc = 0)
extsb.	rA,rS	(Rc = 1)

extsb_x

Reserved

31	S	A	0 0 0 0	954	Rc
0	5 6	10 11	15 16	20 21	30 31

$S \leftarrow rS[24]$
 $rA[24-31] \leftarrow rS[24-31]$
 $rA[0-23] \leftarrow (24)S$

The contents of $rS[24-31]$ are placed into $rA[24-31]$. Bit 24 of rS is placed into $rA[0-23]$.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

extshx

Extend Sign Half Word

extshx

extsh

rA,rS

(Rc = 0)

extsh.

rA,rS

(Rc = 1)

Reserved

31	S	A	0 0 0 0	922	Rc
0	5 6	10 11	15 16	20 21	30 31

$S \leftarrow rS[16]$
 $rA[16-31] \leftarrow rS[16-31]$
 $rA[0-15] \leftarrow (16)S$

The contents of $rS[16-31]$ are placed into $rA[16-31]$. Bit 16 of rS is placed into $rA[0-15]$.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

icbi

Instruction Cache Block Invalidate

icbi

icbi

rA,rB

Reserved

31	00 000	A	B	982	0
0	5 6	10 11	15 16	20 21	30 31

EA is the sum ($rA|0 + rB$).

If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the instruction cache of any processor, the block is made invalid in all such instruction caches, so that subsequent references cause the block to be refetched.

If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the instruction cache of this processor, the block is made invalid in that instruction cache, so that subsequent references cause the block to be refetched. The function of this instruction is independent of the write-through, write-back, and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

This instruction is treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur. Implementations with a combined data and instruction cache treat the **icbi** instruction as a no-op, except that they may invalidate the target block in the instruction caches of other processors if the block is in coherency-required mode.

The **icbi** instruction invalidates the block at EA ($rA|0 + rB$). If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will send an address-only broadcast to other processors causing those processors to invalidate the block from their instruction caches.

For faster processing, many implementations will not compare the entire EA ($rA|0 + rB$) with the tag in the instruction cache. Instead, they will use the bits in the EA to locate the set that the block is in, and invalidate all blocks in that set.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			X

isync

Instruction Synchronize

isync

isync

 Reserved

19	0 0 0 0	0 0 0 0	0 0 0 0	150	0
0	5 6	10 11	15 16	20 21	30 31

The **isync** instruction provides an ordering function for the effects of all instructions executed by a processor. Executing an **isync** instruction ensures that all instructions preceding the the **isync** instruction have completed before the **isync** instruction completes, except that memory accesses caused by those instructions need not have been performed with respect to other processors and mechanisms. It also ensures that no subsequent instructions are initiated by the processor until after the **isync** instruction completes. Finally, it causes the processor to discard any prefetched instructions, with the effect that subsequent instructions will be fetched and executed in the context established by the instructions preceding the isync instruction. The **isync** instruction has no effect on the other processors or on their caches. This instruction is context synchronizing.

Context synchronization is necessary after certain code sequences that perform complex operations within the processor. These code sequences are usually operating system tasks that involve memory management. For example, if an instruction “A” changes the memory translation rules in the *memory management unit (MMU)*, the **isync** instruction should be executed so that the instructions following instruction “A” will be discarded from the pipeline and refetched according to the new translation rules. This instruction is context synchronizing.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			XL

Ibz

Load Byte and Zero

Ibz

Ibz

rD,d(rA)

34	D	A	d	
0	5 6	10 11	15 16	31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
rD ← (24)0 || MEM(EA, 1)
```

EA is the sum ($rA|0$) + d. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ibzu

Load Byte and Zero with Update

Ibzu

Ibzu

rD,d(rA)

35	D	A	d	
0	5 6	10 11	15 16	31

```
EA ← (rA) + EXTS(d)
rD← (24)0 || MEM(EA, 1)
rA← EA
```

EA is the sum (rA) + d. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0, or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ibzux

Load Byte and Zero with Update Indexed

Ibzux

Ibzux

rD,rA,rB

Reserved

31	D	A	B	119	0
0	5 6	10 11	15 16	20 21	30 31

```
EA ← (rA) + (rB)
rD ← (24)0 || MEM(EA, 1)
rA ← EA
```

EA is the sum (rA) + (rB). The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UIISA			X

Ibzx

Load Byte and Zero Indexed

Ibzx

Ibzx

rD,rA,rB

Reserved

31	D	A	B	87	0
0	5 6	10 11	15 16	20 21	30 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
rD ← (24)0 || MEM(EA, 1)
```

EA is the sum (rA|0) + (rB). The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

Iha

Load Half Word Algebraic

Iha

rD,d(rA)

42	D	A	d	
0	5 6	10 11	15 16	31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
rD ← EXTS(MEM(EA, 2))
```

EA is the sum $(rA|0) + d$. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			D
------	--	--	---

Ihau

Load Half Word Algebraic with Update

Ihau

Ihau

rD,d(rA)

43	D	A	d	
0	5 6	10 11	15 16	31

```
EA ← (rA) + EXTS(d)
rD ← EXTS(MEM(EA, 2))
rA ← EA
```

EA is the sum (rA) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihaux

Load Half Word Algebraic with Update Indexed

Ihaux

Ihaux

rD,rA,rB

Reserved

31	D	A	B	375	0
0	5 6	10 11	15 16	20 21	30 31

```
EA ← (rA) + (rB)
rD ← EXTS(MEM(EA, 2))
rA ← EA
```

EA is the sum $(rA) + (rB)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UIISA			X

Ihax

Load Half Word Algebraic Indexed

Ihax

rD,rA,rB

Ihax

Reserved

31	D	A	B	343	0
0	5 6	10 11	15 16	20 21	30 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
rD ← EXTS(MEM(EA, 2))
```

EA is the sum ($rA|0$) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD . The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UIISA			X

Ihbrx

Load Half Word Byte-Reverse Indexed

Ihbrx

Ihbrx

rD,rA,rB

Reserved

31	D	A	B	790	0
0	5 6	10 11	15 16	20 21	30 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
rD ← (16)0 || MEM(EA + 1, 1) || MEM(EA, 1)
```

EA is the sum ($rA|0$) + (rB). Bits 0–7 of the half word in memory addressed by EA are loaded into the low-order eight bits of rD . Bits 8–15 of the half word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD . The remaining bits in rD are cleared.

The PowerPC architecture cautions programmers that some implementations of the architecture may run the **Ihbrx** instructions with greater latency than other types of load instructions.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

Ihz

Load Half Word and Zero

Ihz

Ihz

rD,d(rA)

40	D	A	d	
0	5 6	10 11	15 16	31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
rD ← (16)0 || MEM(EA, 2)
```

EA is the sum (rA|0) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihzu

Load Half Word and Zero with Update

Ihzu

Ihzu

rD,d(rA)

41	D	A	d	
0	5 6	10 11	15 16	31

```
EA ← rA + EXTS(d)
rD ← (16)0 || MEM(EA, 2)
rA ← EA
```

EA is the sum (rA) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihzux

Load Half Word and Zero with Update Indexed

Ihzux

Ihzux

rD,rA,rB

Reserved

31		D	A	B		311	0
0	5 6	10 11	15 16	20 21		30 31	

```
EA ← (rA) + (rB)
rD ← (16)0 || MEM(EA, 2)
rA ← EA
```

EA is the sum (rA) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

Ihzx

Load Half Word and Zero Indexed

Ihzx

rD,rA,rB

Ihzx

Reserved

31	D	A	B	279	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
rD ← (16)0 || MEM(EA, 2)

```

EA is the sum (rA|0) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

lmw

Load Multiple Word

lmw

lmw

rD,d(rA)

46	D	A	d	
0	5 6	10 11	15 16	31

```

if rA = 0 then b← 0
else b← (rA)
EA ← b + EXTS(d)
r ← rD
do while r ≤ 31
    GPR(r) ← MEM(EA, 4)
    r ← r + 1
    EA ← EA + 4

```

EA is the sum ($rA|0$) + d. $n = (32 - rD)$. n consecutive words starting at EA are loaded into GPRs rD through r31.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. If rA is in the range of registers specified to be loaded, including the case in which rA = 0, the instruction form is invalid.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

lswi

Load String Word Immediate

lswi

rD,rA,NB

lswi

Reserved

31	D	A	NB	597	0
0	5 6	10 11	15 16	20 21	30 31

```
if rA = 0 then EA ← 0
else EA ← (rA)
if NB = 0 then n ← 32
elsen ← NB
r ← rD - 1
i ← 32
do while n > 0
if i = 32 then
    r ← r + 1 (mod 32)
    GPR(r) ← 0
    GPR(r)[i-i + 7] ← MEM(EA, 1)
    i ← i + 8
if i = 32 then i ← 0
EA ← EA + 1
n ← n - 1
```

EA is (rA|0). Let $n = NB$ if $NB \neq 0$, $n = 32$ if $NB = 0$; n is the number of bytes to load. Let $nr = \text{CEIL}(n \div 4)$; nr is the number of registers to be loaded with data.

n consecutive bytes starting at EA are loaded into GPRs rD through $rD + nr - 1$. Bytes are loaded left to right in each register. The sequence of registers wraps around to $r0$ if required. If the 4 bytes of register $rD + nr - 1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared.

If rA is in the range of registers specified to be loaded, including the case in which rA = 0, the instruction form is invalid. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

lswx

Load String Word Indexed

lswx

rD,rA,rB

lswx

Reserved

31	D	A	B	533	0
0	5 6	10 11	15 16	20 21	30 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
n ← XER[25–31]
r ← rD – 1
i ← 32
rD ← undefined
do while n > 0
  if i = 32 then
    r ← r + 1 (mod 32)
    GPR(r) ← 0
    GPR(r)[i:i + 7] ← MEM(EA, 1)
  i ← i + 8
  if i = 32 then i ← 0
  EA ← EA + 1
  n ← n – 1
```

EA is the sum $(rA|0) + (rB)$. Let $n = XER[25–31]$; n is the number of bytes to load. Let $nr = \text{CEIL}(n \div 4)$; nr is the number of registers to receive data. If $n > 0$, n consecutive bytes starting at EA are loaded into GPRs rD through $rD + nr - 1$.

Bytes are loaded left to right in each register. The sequence of registers wraps around through r0 if required. If the four bytes of $rD + nr - 1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared. If $n = 0$, the contents of rD are undefined.

If rA or rB is in the range of registers specified to be loaded, including the case in which rA = 0, either the system illegal instruction error handler is invoked or the results are boundedly undefined. If rD = rA or rD = rB, the instruction form is invalid. If rD and rA both specify GPR0, the form is invalid.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

Iwarx

Load Word and Reserve Indexed

Iwarx

Iwarx

rD,rA,rB

Reserved

31	D	A	B	20	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
RESERVE ← 1
RESERVE_ADDR ← physical_addr(EA)
rD ← MEM(EA,4)

```

EA is the sum (rA|0) + (rB). The word in memory addressed by EA is loaded into rD.

This instruction creates a reservation for use by a store word conditional indexed (**stwcx.**) instruction. The physical address computed from EA is associated with the reservation, and replaces any address previously associated with the reservation. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

When the RESERVE bit is set, the processor enables hardware snooping for the block of memory addressed by the RESERVE address. If the processor detects that another processor writes to the block of memory it has reserved, it clears the RESERVE bit. The **stwcx.** instruction will only do a store if the RESERVE bit is set. The **stwcx.** instruction sets the CR0[EQ] bit if the store was successful and clears it if it failed. The **Iwarx** and **stwcx.** combination can be used for atomic read-modify-write sequences. Note that the atomic sequence is not guaranteed, but its failure can be detected if CR0[EQ] = 0 after the **stwcx.** instruction.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UIISA			X

lwbrx

Load Word Byte-Reverse Indexed

lwbrx

rD,rA,rB

lwbrx

Reserved

31	D	A	B	534	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
rD ← MEM(EA + 3, 1) || MEM(EA + 2, 1) || MEM(EA + 1, 1) || MEM(EA, 1)

```

EA is the sum ($rA|0$) + rB . Bits 0–7 of the word in memory addressed by EA are loaded into the low-order 8 bits of rD . Bits 8–15 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD . Bits 16–23 of the word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD . Bits 24–31 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD . The MPCxxx may run the **lwbrx** instructions with greater latency than other types of load instructions.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UIISA			X
-------	--	--	---

lwz

Load Word and Zero

lwz

rD,d(rA)

32	D	A	d	
0	5 6	10 11	15 16	31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
rD ← MEM(EA, 4)

```

EA is the sum ($rA|0$) + d. The word in memory addressed by EA is loaded into rD.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			D
------	--	--	---

lwzu

Load Word and Zero with Update

lwzu

lwzu

rD,d(rA)

33	D	A	d	
0	5 6	10 11	15 16	31

```

EA ← rA + EXTS(d)
rD ← MEM(EA, 4)
rA ← EA

```

EA is the sum (**rA**) + d. The word in memory addressed by EA is loaded into **rD**. EA is placed into **rA**. If **rA** = 0, or **rA** = **rD**, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Iwzux

Load Word and Zero with Update Indexed

Iwzux

Iwzux

rD,rA,rB

Reserved

31		D	A	B		55	0
0	5 6	10 11	15 16	20 21		30 31	

EA \leftarrow (rA) + (rB)

rD \leftarrow MEM(EA, 4)

rA \leftarrow EA

EA is the sum (rA) + (rB). The word in memory addressed by EA is loaded into rD. EA is placed into rA. If rA = 0, or rA = rD, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

Iwzx

Load Word and Zero Indexed

Iwzx

rD,rA,rB

Iwzx

Reserved

31		D	A	B		23	0
0	5 6	10 11	15 16	20 21		30 31	

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + rB
rD ← MEM(EA, 4)
```

EA is the sum ($rA|0$) + (rB). The word in memory addressed by EA is loaded into rD .

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

mcrf

Move Condition Register Field

mcrf

crfD,crfS

mcrf

Reserved

19	crfD	0 0	crfS	0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0
0	5 6	8 9 10 11	13 14 15 16	20 21			30 31

$CR[4 * \text{crfD} - 4 * \text{crfD} + 3] \leftarrow CR[4 * \text{crfS} - 4 * \text{crfS} + 3]$

The contents of condition register field **crfS** are copied into condition register field **crfD**. All other condition register fields remain unchanged.

Other registers altered:

- Condition Register (CR field specified by operand **crfD**):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level

Supervisor Level

Optional

Form

UISA			XL
------	--	--	----

mcrxr

mcrxr

Move to Condition Register from XER

mcrxr

crfD

Reserved

31	crfD	0 0	0 0 0 0	0 0 0 0	512	0
0	5 6	8 9 10 11	15 16	20 21	30 31	

CR[4 * **crfD**-4 * **crfD** + 3] ← XER[0-3]

XER[0-3] ← 0b0000

The contents of XER[0-3] are copied into the condition register field designated by **crfD**. All other fields of the condition register remain unchanged. XER[0-3] is cleared.

Other registers altered:

- Condition Register (CR field specified by operand **crfD**):
Affected: LT, GT, EQ, SO
- XER[0-3]

PowerPC Architecture Level	Supervisor Level	Optional	Form
UIISA			X

mfcr

Move from Condition Register

mfcr

rD

mfcr

Reserved

31	D	0 0 0 0	0 0 0 0	19	0
0	5 6	10 11	15 16	20 21	30 31

rD ← CR

The contents of the condition register (CR) are placed into rD.

Other registers altered:

- None

PowerPC Architecture Level Supervisor Level Optional Form

UISA			X
------	--	--	---

mfmsr

Move from Machine State Register

mfmsr

mfmsr

rD

Reserved

31	D	0 0 0 0	0 0 0 0	83	0
0	5 6	10 11	15 16	20 21	30 31

rD ← MSR

The contents of the MSR are placed into **rD**. This is a supervisor-level instruction.

Other registers altered:

- None

PowerPC Architecture Level Supervisor Level Optional Form

OEA	√		X
-----	---	--	---

mfspr

Move from Special-Purpose Register

mfspr

mfspr **rD,SPR**

Reserved

31	D	spr*	339	0
0	5 6	10 11	20 21	30 31

*Note: This is a split field.

```

n ← spr[5-9] || spr[0-4]
rD ← SPR(n)

```

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 9. The contents of the designated special-purpose register are placed into rD.

Table 9. PowerPC UISA SPR Encodings for mfspr

SPR**			Register Name
Decimal	spr[5-9]	spr[0-4]	
1	00000	00001	XER
8	00000	01000	LR
9	00000	01001	CTR

** Note that the order of the two 5-bit halves of the SPR number is reversed compared with the actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 9 (and the processor is in *user mode*), one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

- None

Simplified mnemonics:

mfller rD	equivalent to	mfsprr D,1
mflr rD	equivalent to	mfsprr D,8
mfctr rD	equivalent to	mfsprr D,9

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 10. The contents of the designated SPR are placed into rD. SPR[0] = 1 if and only if reading the register is supervisor-level. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 will result in a privileged instruction type program exception.

If MSR[PR] = 1, the only effect of executing an instruction with an SPR number that is not shown in Table 10 and has SPR[0] = 1 is to cause a supervisor-level instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0. If the SPR field contains any value that is not shown in Table 10, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

- None

Table 10. PowerPC OEA SPR Encodings for mfsprr

SPR ¹			Register Name	Access
Decimal	spr[5-9]	spr[0-4]		
1	00000	00001	XER	User
8	00000	01000	LR	User
9	00000	01001	CTR	User
18	00000	10010	DSISR	Supervisor
19	00000	10011	DAR	Supervisor
22	00000	10110	DEC	Supervisor
26	00000	11010	SRR0	Supervisor
27	00000	11011	SRR1	Supervisor
80	00010	10000	EIE ²	Supervisor
81	00010	10001	EID ³	Supervisor
144	00100	10000	CMPA ⁴	Supervisor
145	00100	10001	CMPB ⁴	Supervisor
146	00100	10010	CMPC ⁴	Supervisor
147	00100	10011	CMPD ⁴	Supervisor
148	00100	10100	ICR ⁴	Supervisor
149	00100	10101	DER ⁴	Supervisor

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

SPR ¹			Register Name	Access
Decimal	spr[5-9]	spr[0-4]		
150	00100	10110	COUNTA ⁴	Supervisor
151	00100	10111	COUNTB ⁴	Supervisor
152	00100	11000	CMPE ⁴	Supervisor
153	00100	11001	CMPF ⁴	Supervisor
154	00100	11010	CMPG ⁴	Supervisor
155	00100	11011	CMPH ⁴	Supervisor
156	00100	11100	LCTRL1 ⁴	Supervisor
157	00100	11101	LCTRL2 ⁴	Supervisor
158	00100	11110	ICTRL ⁴	Supervisor
159	00100	11111	BAR ⁴	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	10011	SPRG3	Supervisor
287	01000	11111	PVR	Supervisor
560	10001	10000	IC_CST	Supervisor
561	10001	10001	IC_ADR	Supervisor
562	10001	10010	IC_DAT	Supervisor
568	10001	11000	DC_CST	Supervisor
569	10001	11001	DC_ADR	Supervisor
570	10001	11010	DC_DAT	Supervisor
630	10011	10110	DPDR ⁴	Supervisor
638	10011	11110	IMMR	Supervisor
784	11000	10000	MI_CTR	Supervisor
786	11000	10010	MI_AP	Supervisor
787	11000	10011	MI_EPN	Supervisor
789	11000	10101	MI_TWC	Supervisor
790	11000	10110	MI_RPN	Supervisor
792	11000	11000	MD_CTR	Supervisor
793	11000	11001	M_CASID	Supervisor
794	11000	11010	MD_AP	Supervisor

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

SPR ¹			Register Name	Access
Decimal	spr[5–9]	spr[0–4]		
795	11000	11011	MD_EPN	Supervisor
796	11000	11100	M_TW _B	Supervisor
797	11000	11101	MD_TWC	Supervisor
798	11000	11110	MD_RPN	Supervisor
799	11000	11111	M_TW	Supervisor
816	11001	10000	MI_DBCAM	Supervisor
817	11001	10001	MI_DBRA _{M0}	Supervisor
818	11001	10010	MI_DBRA _{M1}	Supervisor
824	11001	11000	MD_DBCAM	Supervisor
825	11001	11001	MI_DBRA _{M0}	Supervisor
826	11001	11010	MI_DBRA _{M1}	Supervisor

¹Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

²Sets EE Bit (Bit 16) in MSR.

³Clears EE Bit (Bit 16) in MSR.

⁴Development Support (Debug) Register.

For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA/OEA	√*		XFX

* Note that **mfspr** is supervisor-level only if SPR[0] = 1.

mftb

Move from Time Base

mftb

rD,TBR

mftb Reserved

31	D	tbr*	371	0
0	5 6	10 11	20 21	30 31

***Note:** This is a split field.

```

n ← tbr[5-9] || tbr[0-4]
if n = 268 then
    rD ← TBL
else if n = 269 then
    rD ← TBU

```

Table 11. TBR Encodings for mftb

TBR*			Register Name	Access
Decimal	tbr[5-9]	tbr[0-4]		
268	01000	01100	TB Read	User
269	01000	01101	TBU Read	User

*Note that the order of the two 5-bit halves of the TBR number is reversed.

If the TBR field contains any value other than one of the values shown in Table 11, then one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

It is important to note that some implementations may implement **mftb** and **mfsp** identically, therefore, a TBR number must not match an SPR number.

Other registers altered:

- None

MPCxxx INSTRUCTION SET

Simplified mnemonics:

mftb rD	equivalent to	mftb rD,268
mftbu rD	equivalent to	mftb rD,269

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			XFX

MPCxxx INSTRUCTION SET

mtcrl

Move to Condition Register Fields

mtcrl

CRM,rS

mtcrl

Reserved

31	S	0	CRM	0	144	0
0	5 6	10 11 12		19 20 21		30 31

```
mask ← (4)(CRM[0]) || (4)(CRM[1]) || ... (4)(CRM[7])
CR ← (rS & mask) | (CR & ¬ mask)
```

The contents of rS are placed into the condition register under control of the field mask specified by CRM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0–7. If CRM(i) = 1, CR field i (CR bits 4 * i through 4 * i + 3) is set to the contents of the corresponding field of rS.

Note that updating a subset of the eight fields of the condition register may have substantially poorer performance on some implementations than updating all of the fields.

Other registers altered:

- CR fields selected by mask

Simplified mnemonics:

mtcr rS

equivalent to

mtcrl 0xFF,rS

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			XFX
------	--	--	-----

MPCxxx INSTRUCTION SET

mtmsr

Move to Machine State Register

mtmsr**rS****mtmsr** Reserved

31	S	0 0 0 0	0 0 0 0	146	0
0	5 6	10 11	15 16	20 21	30 31

MSR ← (rS)

The contents of rS are placed into the MSR. This is a supervisor-level instruction. It is also an execution synchronizing instruction except with respect to alterations to the POW and LE bits.

In addition, alterations to the MSR[EE] and MSR[RI] bits are effective as soon as the instruction completes. Thus if MSR[EE] = 0 and an external or decrementer exception is pending, executing an **mtmsr** instruction that sets MSR[EE] = 1 will cause the external or decrementer exception to be taken before the next instruction is executed, if no higher priority exception exists.

Other registers altered:

- MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		X

MPCxxx INSTRUCTION SET

mtspr

Move to Special-Purpose Register

mtspr

SPR,rS

mtspr

Reserved

31	S	spr*	467	0
0	5 6	10 11	20 21	30 31

*Note: This is a split field.

$n \leftarrow spr[5-9] \mid\mid spr[0-4]$

SPR(n) $\leftarrow rS$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12. The contents of rS are placed into the designated special-purpose register.

Table 12. PowerPC UISA SPR Encodings for mtspr

SPR**			Register Name
Decimal	spr[5-9]	spr[0-4]	
1	00000	00001	XER
8	00000	01000	LR
9	00000	01001	CTR

** Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 12, and the processor is operating in user mode, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

- See Table 12.

Simplified mnemonics:

mtxer rD	equivalent to	mtspr 1,rD
mtlr rD	equivalent to	mtspr 8,rD
mtctr rD	equivalent to	mtspr 9,rD

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 13. The contents of rS are placed into the designated special-purpose register. For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.

The value of SPR[0] = 1 if and only if writing the register is a supervisor-level operation. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 results in a privileged instruction type program exception.

If MSR[PR] = 1 then the only effect of executing an instruction with an SPR number that is not shown in Table 13 and has SPR[0] = 1 is to cause a privileged instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0, if the SPR field contains any value that is not shown in Table 13, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

- See Table 13.

Table 13. PowerPC OEA SPR Encodings for mtspr

SPR ¹			Register Name	Access
Decimal	spr[5-9]	spr[0-4]		
1	00000	00001	XER	User
8	00000	01000	LR	User
9	00000	01001	CTR	User
18	00000	10010	DSISR	Supervisor
19	00000	10011	DAR	Supervisor
22	00000	10110	DEC	Supervisor
26	00000	11010	SRR0	Supervisor
27	00000	11011	SRR1	Supervisor
80	00010	10000	EIE ²	Supervisor
81	00010	10001	EID ³	Supervisor
144	00100	10000	CMPA ⁴	Supervisor
145	00100	10001	CMPB ⁴	Supervisor
146	00100	10010	CMPC ⁴	Supervisor
147	00100	10011	CMPD ⁴	Supervisor

MPCxxx INSTRUCTION SET

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

SPR ¹			Register Name	Access
Decimal	spr[5-9]	spr[0-4]		
148	00100	10100	ICR ⁴	Supervisor
149	00100	10101	DER ⁴	Supervisor
150	00100	10110	COUNTA ⁴	Supervisor
151	00100	10111	COUNTB ⁴	Supervisor
152	00100	11000	CMPE ⁴	Supervisor
153	00100	11001	CMPE ⁴	Supervisor
154	00100	11010	CMPG ⁴	Supervisor
155	00100	11011	CMPH ⁴	Supervisor
156	00100	11100	LCTRL1 ⁴	Supervisor
157	00100	11101	LCTRL2 ⁴	Supervisor
158	00100	11110	ICTRL ⁴	Supervisor
159	00100	11111	BAR ⁴	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	10011	SPRG3	Supervisor
284	01000	11100	TB Write	Supervisor
285	01000	11101	TBU Write	Supervisor
560	10001	10000	IC_CST	Supervisor
561	10001	10001	IC_ADR	Supervisor
562	10001	10010	IC_DAT	Supervisor
568	10001	11000	DC_CST	Supervisor
569	10001	11001	DC_ADR	Supervisor
570	10001	11010	DC_DAT	Supervisor
630	10011	10110	DPDR ⁴	Supervisor
638	10011	11110	IMMR	Supervisor
784	11000	10000	MI_CTR	Supervisor
786	11000	10010	MI_AP	Supervisor
787	11000	10011	MI_EPN	Supervisor
789	11000	10101	MI_TWC	Supervisor
790	11000	10110	MI_RPN	Supervisor

MPCxxx INSTRUCTION SET

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

SPR ¹			Register Name	Access
Decimal	spr[5–9]	spr[0–4]		
792	11000	11000	MD_CTR	Supervisor
793	11000	11001	M_CASID	Supervisor
794	11000	11010	MD_AP	Supervisor
795	11000	11011	MD_EPN	Supervisor
796	11000	11100	M_TWBTW	Supervisor
797	11000	11101	MD_TWC	Supervisor
798	11000	11110	MD_RPN	Supervisor
799	11000	11111	M_TW	Supervisor
816	11001	10000	MI_DBCAM	Supervisor
817	11001	10001	MI_DBRAAM0	Supervisor
818	11001	10010	MI_DBRAAM1	Supervisor
824	11001	11000	MD_DBCAM	Supervisor
825	11001	11001	MI_DBRAAM0	Supervisor
826	11001	11010	MI_DBRAAM1	Supervisor

¹Note that the order of the two 5-bit halves of the SPR number is reversed. For **mtspr** and **mfsp** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

²Sets EE Bit (Bit 16) in MSR.

³Clears EE Bit (Bit 16) in MSR.

⁴Development Support (Debug) Register.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA/OEA	✓*		XFX

* Note that **mtspr** is supervisor-level only if SPR[0] = 1.

MPCxxx INSTRUCTION SET

mulhw_x

Multiply High Word

mulhw
mulhw.**rD,rA,rB**
rD,rA,rB(Rc = 0)
(Rc = 1)**mulhw_x** Reserved

31	D	A	B	0	75	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

`prod[0-63] ← rA * rB
rD ← prod[0-31]`

The 64-bit product is formed from the contents of rA and rB. The high-order 32 bits of the 64-bit product of the operands are placed into rD. Both the operands and the product are interpreted as signed integers. This instruction may execute faster on some implementations if rB contains the operand having the smaller absolute value.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

mulhwux

Multiply High Word Unsigned

mulhwu**rD,rA,rB**

(Rc = 0)

mulhwu.**rD,rA,rB**

(Rc = 1)

mulhwux Reserved

31	D	A	B	0	11	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

```
prod[0-63] ← rA * rB
rD ← prod[0-31]
```

The 32-bit operands are the contents of rA and rB. The high-order 32 bits of the 64-bit product of the operands are placed into rD. Both the operands and the product are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero. This instruction may execute faster on some implementations if rB contains the operand having the smaller absolute value.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

mulli

Multiply Low Immediate

mulli

rD,rA,SIMM

07	D	A	SIMM	
0	5 6	10 11	15 16	31

```
prod[0-48] ← (rA) * SIMM
rD ← prod[16-48]
```

The first operand is (rA). The 16-bit second operand is the value of the SIMM field. The low-order 32-bits of the 48-bit product of the operands are placed into rD. Both the operands and the product are interpreted as signed integers. The low-order 32 bits of the product are calculated independently of whether the operands are treated as signed or unsigned 32-bit integers. This instruction can be used with **mulhdx** or **mulhwx** to calculate a full 64-bit product.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

mullw_x

Multiply Low Word

mullw	rD,rA,rB	(OE = 0 Rc = 0)
mullw.	rD,rA,rB	(OE = 0 Rc = 1)
mullwo	rD,rA,rB	(OE = 1 Rc = 0)
mullwo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	235	Rc
0	5 6	10 11	15 16	20 21 22		30 31

 $rD \leftarrow rA * rB$

The 32-bit operands are the contents of **rA** and **rB**. The low-order 32 bits of the 64-bit product (**rA**) * (**rB**) are placed into **rD**. The low-order 32 bits of the product are the correct 32-bit product for 32-bit implementations. The low-order 32-bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers. If OE = 1, then OV is set if the product cannot be represented in 32 bits. Both the operands and the product are interpreted as signed integers.

Note that this instruction may execute faster on some implementations if **rB** contains the operand having the smaller absolute value.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: SO, OV(if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

nand_x

NAND

nand**rA,rS,rB**

(Rc = 0)

nand.**rA,rS,rB**

(Rc = 1)

31	S	A	B	476	Rc
0	5 6	10 11	15 16	20 21	30 31

$$\text{rA} \leftarrow \neg ((\text{rS}) \& (\text{rB}))$$

The contents of rS are ANDed with the contents of rB and the complemented result is placed into rA. **nand** with rS = rB can be used to obtain the one's complement.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

negx

Negate

neg**rD,rA** (OE = 0 Rc = 0)**neg.****rD,rA** (OE = 0 Rc = 1)**nego****rD,rA** (OE = 1 Rc = 0)**nego.****rD,rA** (OE = 1 Rc = 1)**negx** Reserved

31	D	A	0 0 0 0 0	OE	104	Rc
0	5 6	10 11	15 16	20 21 22		30 31

 $rD \leftarrow \neg(rA) + 1$

The value 1 is added to the complement of the value in **rA**, and the resulting two's complement is placed into **rD**. If **rA** contains the most negative 32-bit number (0x8000_0000), the result is the most negative number and, if OE = 1, OV is set.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)
- XER:
Affected: SO OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

nor_x

NOR

nor	rA,rS,rB	(Rc = 0)
nor.	rA,rS,rB	(Rc = 1)

31	S	A	B	124	Rc
0	5 6	10 11	15 16	20 21	30 31

$$\text{rA} \leftarrow \neg ((\text{rS}) \mid (\text{rB}))$$

The contents of rS are ORed with the contents of rB and the complemented result is placed into rA. nor with rS = rB can be used to obtain the one's complement.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

not rD,rS equivalent to **nor rA,rS,rS**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

Orx

OR

or	rA,rS,rB	(Rc = 0)
or.	rA,rS,rB	(Rc = 1)

31	S	A	B	444	Rc
0	5 6	10 11	15 16	20 21	30 31

rA \leftarrow (**rS**) | (**rB**)

The contents of **rS** are ORed with the contents of **rB** and the result is placed into **rA**. The simplified mnemonic **mr** (shown below) demonstrates the use of the **or** instruction to move register contents.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

mr rA,rS equivalent to **or rA,rS,rS**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

OrCx

OR with Complement

orc	rA,rS,rB	(Rc = 0)
orc.	rA,rS,rB	(Rc = 1)

31	S	A	B	412	Rc
0	5 6	10 11	15 16	20 21	30 31

 $rA \leftarrow (rS) \mid \neg (rB)$

The contents of rS are ORed with the complement of the contents of rB and the result is placed into rA.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

ori

OR Immediate

ori rA,rS,UIMM

24	S	A	UIMM	
0	5 6	10 11	15 16	31

rA \leftarrow (**rS**) | ((16)0 || UIMM)

The contents of **rS** are ORed with 0x0000|| UIMM and the result is placed into **rA**. The preferred no-op (an instruction that does nothing) is **ori 0,0,0**.

Other registers altered:

- None

Simplified mnemonics:

nop equivalent to **ori 0,0,0**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

oris

OR Immediate Shifted

oris

rA,rS,UIMM

25	S	A	UIMM	
0	5 6	10 11	15 16	31

 $rA \leftarrow (rS) \mid (UIMM \mid\mid (16)0)$

The contents of rS are ORed with UIMM || 0x0000 and the result is placed into rA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

rfi

Return from Interrupt

rfi Reserved

19	0 0 0 0	0 0 0 0	0 0 0 0	50	0
0	5 6	10 11	15 16	20 21	30 31

MSR[16–23, 25–27, 30–31] ← SRR1[16–23, 25–27, 30–31]

NIA ←iea SRR0[0–29] || 0b00

Bits SRR1[0,5-9,16-31] are placed into the corresponding bits of the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address SRR0[0–29] || 0b00. If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRR0 by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred. Note that an implementation may define additional MSR bits, and in this case, may also cause them to be saved to SRR1 from MSR on an exception and restored to MSR from SRR1 on an **rfi**. This is a supervisor-level, context synchronizing instruction.

Other registers altered:

- MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		XL

MPCxxx INSTRUCTION SET

rlwimix

Rotate Left Word Immediate then Mask Insert

rlwimi	rA,rS,SH,MB,ME	(Rc = 0)
rlwimi.	rA,rS,SH,MB,ME	(Rc = 1)

20	S	A	SH	MB	ME	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

```

n ← SH
r ← ROTL(rS, n)
m ← MASK(MB, ME)
rA ← (r & m) | (rA & ~m)

```

The contents of rS are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is inserted into rA under control of the generated mask.

Note that **rlwimi** can be used to insert a bit field into the contents of rA using the methods shown below:

- To insert an n -bit field, that is left-justified rS, into rA starting at bit position b , set SH = $32 - b$, MB = b , and ME = $(b + n) - 1$.
- To insert an n -bit field, that is right-justified in rS, into rA starting at bit position b , set SH = $32 - (b + n)$, MB = b , and ME = $(b + n) - 1$.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

inslwi rA,rS,n,b	equivalent to rlwimi	rA,rS,32 - b,b,b + n - 1
insrwi rA,rS,n,b (n > 0)	equivalent to rlwimi	rA,rS,32 - (b + n),b,(b + n) - 1

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			M

MPCxxx INSTRUCTION SET

rlwinmx

Rotate Left Word Immediate then AND with Mask

rlwinm	rA,rS,SH,MB,ME	(Rc = 0)
rlwinm.	rA,rS,SH,MB,ME	(Rc = 1)

21	S	A	SH	MB	ME	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

```

n ← SH
r ← ROTL(rS, n)
m ← MASK(MB, ME)
rA ← r & m

```

The contents of **rS** are rotated left the number of bits specified by operand **SH**. A mask is generated having 1 bits from bit **MB** through bit **ME** and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

Note that **rlwinm** can be used to extract, rotate, shift, and clear bit fields using the methods shown below:

- To extract an *n*-bit field, that starts at bit position *b* in **rS**, right-justified into **rA** (clearing the remaining $32 - n$ bits of **rA**), set **SH** = *b* + *n*, **MB** = $32 - n$, and **ME** = 31.
- To extract an *n*-bit field, that starts at bit position *b* in **rS**, left-justified into **rA** (clearing the remaining $32 - n$ bits of **rA**), set **SH** = *b*, **MB** = 0, and **ME** = *n* – 1.
- To rotate the contents of a register left (or right) by *n* bits, set **SH** = *n* ($32 - n$), **MB** = 0, and **ME** = 31.
- To shift the contents of a register right by *n* bits, by setting **SH** = $32 - n$, **MB** = *n*, and **ME** = 31. It can be used to clear the high-order *b* bits of a register and then shift the result left by *n* bits by setting **SH** = *n*, **MB** = $b - n$ and **ME** = $31 - n$.
- To clear the low-order *n* bits of a register, by setting **SH** = 0, **MB** = 0, and **ME** = $31 - n$.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

extlwi rA,rS, <i>n,b</i> (<i>n > 0</i>)	equivalent to	rlwinm rA,rS, 0,n-1
extrwi rA,rS, <i>n,b</i> (<i>n > 0</i>)	equivalent to	rlwinm rA,rS, <i>b+n,32-n,31</i>
rotlwi rA,rS, <i>n</i>	equivalent to	rlwinm rA,rS, n,0,31
rotrwi rA,rS, <i>n</i>	equivalent to	rlwinm rA,rS, 32-n,0,31
slwi rA,rS, <i>n</i> (<i>n < 32</i>)	equivalent to	rlwinm rA,rS, n,0,31-n
srwi rA,rS, <i>n</i> (<i>n < 32</i>)	equivalent to	rlwinm rA,rS, 32-n,n,31
clrlwi rA,rS, <i>n</i> (<i>n < 32</i>)	equivalent to	rlwinm rA,rS, 0,n,31
clrrwi rA,rS, <i>n</i> (<i>n < 32</i>)	equivalent to	rlwinm rA,rS, 0,0,31-n
clrlslwi rA,rS, <i>b,n</i> (<i>n ≤ b < 32</i>)	equivalent to	rlwinm rA,rS, <i>n,b-n,31-n</i>

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			M

MPCxxx INSTRUCTION SET

rlwnmx

Rotate Left Word then AND with Mask

rlwnm	rA,rS,rB,MB,ME	(Rc = 0)
rlwm.	rA,rS,rB,MB,ME	(Rc = 1)

23	S	A	B	MB	ME	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

```

n ← rB[27-31]
r ← ROTL(rS, n)
m ← MASK(MB, ME)
rA ← r & m

```

The contents of **rS** are rotated left the number of bits specified by the low-order five bits of **rB**. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

Note that **rlwm** can be used to extract and rotate bit fields using the methods shown as follows:

- To extract an *n*-bit field, that starts at variable bit position *b* in **rS**, right-justified into **rA** (clearing the remaining $32 - n$ bits of **rA**), by setting the low-order five bits of **rB** to $b + n$, MB = $32 - n$, and ME = 31.
- To extract an *n*-bit field, that starts at variable bit position *b* in **rS**, left-justified into **rA** (clearing the remaining $32 - n$ bits of **rA**), by setting the low-order five bits of **rB** to *b*, MB = 0, and ME = *n* - 1.
- To rotate the contents of a register left (or right) by *n* bits, by setting the low-order five bits of **rB** to *n* ($32 - n$), MB = 0, and ME = 31.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

rotlw rA,rS,rB equivalent to **rlwnmrA,rS,rB,0,31**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			M

MPCxxx INSTRUCTION SET

SC

System Call

SC Reserved

17	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	0
0	5 6	10 11	15 16	29 30	31

The **sc** instruction calls the operating system to perform a service. When control is returned to the program that executed the system call, the content of the registers depends on the register conventions used by the program providing the system service.

The effective address of the instruction following the **sc** instruction is placed into SRR0. Bits 0, 5-9, and 16-31 of the MSR are placed into the corresponding bits of SRR1, and bits 1-4 and 10-15 of SRR1 are set to undefined values. An **sc** exception is generated. The exception alters the MSR. The exception causes the next instruction to be fetched from offset 0xC00 from the base real address indicated by the new setting of MSR[IP].

Other registers altered:

- Dependent on the system service
- SRR0
- SRR1
- MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA/OEA			SC

MPCxxx INSTRUCTION SET

slwx

Shift Left Word

slw**rA,rS,rB**

(Rc = 0)

slw.**rA,rS,rB**

(Rc = 1)

31	S	A	B	24	Rc
0	5 6	10 11	15 16	20 21	30 31

$n \leftarrow rB[27-31]$
 $rA \leftarrow \text{ROTL}(rS, n)$

If bit 26 of **rB** = 0, the contents of **rS** are shifted left the number of bits specified by **rB[27–31]**. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into **rA**. If bit 26 of **rB** = 1, 32 zeros are placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

srawx

Shift Right Algebraic Word

sraw	rA,rS,rB	$(Rc = 0)$
sraw.	rA,rS,rB	$(Rc = 1)$

31		S	A	B	792	Rc
0	5 6	10 11	15 16	20 21		30 31

$n \leftarrow rB[27-31]$
 $rA \leftarrow \text{ROTL}(rS, n)$

If $rB[26] = 0$, then the contents of rS are shifted right the number of bits specified by $rB[27-31]$. Bits shifted out of position 31 are lost. The result is padded on the left with sign bits before being placed into rA . If $rB[26] = 1$, then rA is filled with 32 sign bits (bit 0) from rS . CR0 is set based on the value written into rA . XER[CA] is set if rS contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the **sraw** instruction, followed by **addze**, can be used to divide quickly by 2^n . The setting of the XER[CA] bit, by **sraw**, is independent of mode.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if $Rc = 1$)
- XER:
 - Affected: CA

MPCxxx INSTRUCTION SET

srawi_x

Shift Right Algebraic Word Immediate

srawi	rA,rS,SH	(Rc = 0)
srawi.	rA,rS,SH	(Rc = 1)

31		S	A	SH	824	Rc
0	5 6	10 11	15 16	20 21		30 31

$n \leftarrow SH$
 $r \leftarrow \text{ROTL}(rS, 32 - n)$

The contents of rS are shifted right the number of bits specified by operand SH. Bits shifted out of position 31 are lost. The shifted value is sign-extended before being placed in rA. The 32-bit result is placed into rA. XER[CA] is set if rS contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the **srawi** instruction, followed by **addze**, can be used to divide quickly by 2^n . The setting of the CA bit, by **srawi**, is independent of mode.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO (if Rc = 1)
- XER:
Affected: CA

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

SrWx

Shift Right Word

srw**rA,rS,rB**

(Rc = 0)

srw.**rA,rS,rB**

(Rc = 1)

31	S	A	B	536	Rc
0	5 6	10 11	15 16	20 21	30 31

$n \leftarrow rB[27-31]$
 $r \leftarrow \text{ROTL}(rS, 32 - n)$

The contents of rS are shifted right the number of bits specified by the low-order six bits of rB. Bits shifted out of position 31 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into rA.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stb

Store Byte

stb**rS,d(rA)****stb**

38	S	A	d	
0	5 6	10 11	15 16	31

```

if rA = 0 then b ← 0
elseb ← (rA)
EA ← b + EXTS(d)
MEM(EA, 1) ← rS[24-31]

```

EA is the sum ($rA|0$) + d. The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

stbu

Store Byte with Update

stbu**rS,d(rA)**

39	S	A	d	
0	5 6	10 11	15 16	31

```

EA ← (rA) + EXTS(d)
MEM(EA, 1) ← rS[24-31]
rA ← EA

```

EA is the sum (rA) + d. The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

stbux

Store Byte with Update Indexed

stbux**rS,rA,rB****stbux** Reserved

31	S	A	B	247	0
0	5 6	10 11	15 16	21 22	30 31

```

EA ← (rA) + (rB)
MEM(EA, 1) ← rS[24-31]
rA ← EA

```

EA is the sum (rA) + (rB). The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stbx

Store Byte Indexed

stbx**rS,rA,rB****stbx** Reserved

31	S	A	B	215	0
0	5 6	10 11	15 16	21 22	30 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
MEM(EA, 1) ← rS[24–31]
```

EA is the sum ($rA|0$) + (rB). The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level Supervisor Level Optional Form

UISA			X
------	--	--	---

MPCxxx INSTRUCTION SET

sth

Store Half Word

sth**rS,d(rA)**

44	S	A	d	
0	5 6	10 11	15 16	31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
MEM(EA, 2) ← rS[16-31]

```

EA is the sum ($rA|0$) + d. The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

sthbrx

Store Half Word Byte-Reverse Indexed

sthbrx**rS,rA,rB****sthbrx** Reserved

31	S	A	B	918	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b <- 0
else b <- (rA)
EA <- b + (rB)
MEM(EA, 2) <- rS[24-31] || rS[16-23]

```

EA is the sum ($rA|0$) + (rB). The contents of the low-order eight bits of rS are stored into bits 0–7 of the half word in memory addressed by EA. The contents of the subsequent low-order eight bits of rS are stored into bits 8–15 of the half word in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

sthu

Store Half Word with Update

sthu**rS,d(rA)**

45	S	A	d	31
0	5 6	10 11	15 16	

```

EA ← (rA) + EXTS(d)
MEM(EA, 2) ← rS[16-31]
rA ← EA

```

EA is the sum (rA) + d. The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

sthux

Store Half Word with Update Indexed

sthux**rS,rA,rB****sthux** Reserved

31	S	A	B	439	0
0	5 6	10 11	15 16	20 21	30 31

$EA \leftarrow (rA) + (rB)$
 $MEM(EA, 2) \leftarrow rS[16-31]$
 $rA \leftarrow EA$

EA is the sum $(rA) + (rB)$. The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

sthx

Store Half Word Indexed

sthx

rS,rA,rB

sthx

Reserved

31	S	A	B	407	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
MEM(EA, 2) ← rS[16-31]

```

EA is the sum ($rA|0$) + (rB). The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA.

Other registers altered:

- None

stmw

Store Multiple Word

stmw**rS,d(rA)**

47	S	A	d	31
0	5 6	10 11	15 16	

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
r ← rS
do while r ≤ 31
  MEM(EA, 4) ← GPR(r)
  r ← r + 1
  EA ← EA + 4

```

EA is the sum ($rA|0$) + d. $n = (32 - rS)$. n consecutive words starting at EA are stored from the GPRs rS through $r31$. For example, if $rS = 30$, 2 words are stored. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

Note that this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

stswi

Store String Word Immediate

stswi

rS,rA,NB

stswi

Reserved

31	S	A	NB	725	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then EA ← 0
else EA ← (rA)
if NB = 0 then n ← 32
elsen ← NB
r ← rS - 1
i ← 32
do while n > 0
  if i = 32 then r ← r + 1 (mod 32)
  MEM(EA, 1) ← GPR(r)[i-i + 7]
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n - 1

```

EA is (rA|0). Let $n = NB$ if $NB \neq 0$, $n = 32$ if $NB = 0$; n is the number of bytes to store. Let $nr = \text{CEIL}(n/4)$; nr is the number of registers to supply data. n consecutive bytes starting at EA are stored from GPRs rS through $rS + nr - 1$. Bytes are stored left to right from each register. The sequence of registers wraps around through r0 if required. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stswx

Store String Word Indexed

stswx

rS,rA,rB

stswx Reserved

31	S	A	B	661	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
elseb ← (rA)
EA ← b + (rB)
n ← XER[25–31]
r ← rS – 1
i ← 32
do while n > 0
  if i = 32 then r ← r + 1 (mod 32)
  MEM(EA, 1) ← GPR(r)[i-i + 7]
  i ← i + 8
  if i = 64 then i ← 32
  EA ← EA + 1
  n ← n – 1

```

EA is the sum $(rA|0) + (rB)$. Let $n = XER[25–31]$; n is the number of bytes to store. Let $nr = \text{CEIL}(n/4)$; nr is the number of registers to supply data. n consecutive bytes starting at EA are stored from GPRs rS through $rS + nr - 1$. Bytes are stored left to right from each register. The sequence of registers wraps around through r0 if required. If $n = 0$, no bytes are stored. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stw

Store Word

stw**rS,d(rA)**

36	S	A	d	31
0	5 6	10 11	15 16	

```

if rA = 0 then b ← 0
elseb ← (rA)
EA ← b + EXTS(d)
MEM(EA, 4) ← rS

```

EA is the sum ($rA|0$) + d. The contents of **rS** are stored into the word in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

stwbrx

Store Word Byte-Reverse Indexed

stwbrx**rS,rA,rB****stwbrx** Reserved

31	S	A	B	662	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
MEM(EA, 4) ← rS[24-31] || rS[16-23] || rS[8-15] || rS[0-7]

```

EA is the sum ($rA|0$) + (rB). The contents of the low-order eight bits of rS are stored into bits 0–7 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 8–15 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 16–23 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 24–31 of the word in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stwcx.

Store Word Conditional Indexed

stwcx.**rS,rA,rB**

31	S	A	B	150	1
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
if RESERVE then
  if RESERVE_ADDR = physical_addr(EA)
    MEM(EA, 4) ← rS
    CR0 ← 0b00 || 0b1 || XER[SO]
  else
    u ← undefined 1-bit value
    if u then MEM(EA, 4) ← rS
    CR0 ← 0b00 || u || XER[SO]
  RESERVE ← 0
else
  CR0 ← 0b00 || 0b0 || XER[SO]

```

EA is the sum ($rA|0$) + (rB). If the reserved bit is set, the **stwcx.** instruction stores **rS** to effective address ($rA + rB$), clears the reserved bit, and sets CR0[EQ]. If the reserved bit is not set, the **stwcx.** instruction does not do a store; it leaves the reserved bit cleared and clears CR0[EQ]. Software must look at CR0[EQ] to see if the **stwcx.** was successful.

The reserved bit is set by the **Iwarx** instruction. The reserved bit is cleared by any **stwcx.** instruction to any address, and also by snooping logic if it detects that another processor does any kind of store to the block indicated in the reservation buffer when reserved is set.

If a reservation exists, and the memory address specified by the **stwcx.** instruction is the same as that specified by the load and reserve instruction that established the reservation, the contents of **rS** are stored into the word in memory addressed by EA and the reservation is cleared.

If a reservation exists, but the memory address specified by the **stwcx.** instruction is not the same as that specified by the load and reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether the contents of **rS** are stored into the word in memory addressed by EA.

If no reservation exists, the instruction completes without altering memory.

CR0 field is set to reflect whether the store operation was performed as follows.

CR0[LT GT EQ SO] = 0b00 || store_performed || XER[SO]

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

The granularity with which reservations are managed is *implementation-dependent*. Therefore, the memory to be accessed by the load and reserve and store conditional instructions should be allocated by a system library program.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stwu

Store Word with Update

stwu

rS,d(rA)

37	S	A	d	31
0	5 6	10 11	15 16	

EA \leftarrow (rA) + EXTS(d)MEM(EA, 4) \leftarrow rSrA \leftarrow EA

EA is the sum (rA) + d. The contents of rS are stored into the word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

stwux

Store Word with Update Indexed

stwux**rS,rA,rB****stwux** Reserved

31	S	A	B	183	0
0	5 6	10 11	15 16	20 21	30 31

```

EA ← (rA) + (rB)
MEM(EA, 4) ← rS
rA ← EA

```

EA is the sum (rA) + (rB). The contents of rS are stored into the word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

stwx

Store Word Indexed

stwx**rS,rA,rB****stwx** Reserved

31	S	A	B	151	0
0	5 6	10 11	15 16	20 21	30 31

```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
MEM(EA, 4) ← rS

```

EA is the sum ($rA|0$) + (rB). The contents of rS are stored into the word in memory addressed by EA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

subfx

Subtract From

subf	rD,rA,rB	(OE = 0 Rc = 0)
subf.	rD,rA,rB	(OE = 0 Rc = 1)
subfo	rD,rA,rB	(OE = 1 Rc = 0)
subfo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	40	Rc
0	5 6	10 11	15 16	20 21 22	30 31	

$$rD \leftarrow \neg(rA) + (rB) + 1$$

The sum $\neg(rA) + (rB) + 1$ is placed into rD. The **subf** instruction is preferred for subtraction because it sets few status bits.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)
- XER:
Affected: SO, OV(if OE = 1)

Simplified mnemonics:

sub rD,rA,rB equivalent to **subf rD,rB,rA**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

subfc_x

Subtract from Carrying

subfc	rD,rA,rB	(OE = 0 Rc = 0)
subfc.	rD,rA,rB	(OE = 0 Rc = 1)
subfco	rD,rA,rB	(OE = 1 Rc = 0)
subfco.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	8	Rc
0	5 6	10 11	15 16	20 21 22	8	30 31

$$\text{rD} \leftarrow \neg (\text{rA}) + (\text{rB}) + 1$$

The sum $\neg (\text{rA}) + (\text{rB}) + 1$ is placed into rD.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA

Affected: SO, OV (if OE = 1)

Simplified mnemonics:

subc rD,rA,rB equivalent to **subfc rD,rB,rA**

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

subfx

Subtract from Extended

subfe	rD,rA,rB	(OE = 0 Rc = 0)
subfe.	rD,rA,rB	(OE = 0 Rc = 1)
subfeo	rD,rA,rB	(OE = 1 Rc = 0)
subfeo.	rD,rA,rB	(OE = 1 Rc = 1)

31	D	A	B	OE	136	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$$\text{rD} \leftarrow \neg (\text{rA}) + (\text{rB}) + \text{XER[CA]}$$

The sum $\neg (\text{rA}) + (\text{rB}) + \text{XER[CA]}$ is placed into rD.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if Rc = 1)
 - Note:** CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).
- XER:
 - Affected: CA
 - Affected: SO, OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

subfic

Subtract from Immediate Carrying

subfic

rD,rA,SIMM

08	D	A	SIMM	
0	5 6	10 11	15 16	31

$$rD \leftarrow \neg(rA) + EXTS(SIMM) + 1$$

The sum $\neg(rA) + EXTS(SIMM) + 1$ is placed into rD.

Other registers altered:

- XER:

Affected: CA

subfic

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

subfme_x

Subtract from Minus One Extended

subfme	rD,rA	(OE = 0 Rc = 0)
subfme.	rD,rA	(OE = 0 Rc = 1)
subfmeo	rD,rA	(OE = 1 Rc = 0)
subfmeo.	rD,rA	(OE = 1 Rc = 1)

subfme_x Reserved

31	D	A	0 0 0 0	OE	232	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$$\text{rD} \leftarrow \neg (\text{rA}) + \text{XER[CA]} - 1$$

The sum $\neg (\text{rA}) + \text{XER[CA]} + (32)1$ is placed into rD.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if Rc = 1)
 - Note:** CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).
- XER:
 - Affected: CA
 - Affected: SO, OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

subfze_x

Subtract from Zero Extended

subfze	rD,rA	(OE = 0 Rc = 0)
subfze.	rD,rA	(OE = 0 Rc = 1)
subfzeo	rD,rA	(OE = 1 Rc = 0)
subfzeo.	rD,rA	(OE = 1 Rc = 1)

subfze_x Reserved

31	D	A	0 0 0 0	OE	200	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$$rD \leftarrow \neg(rA) + XER[CA]$$
The sum $\neg(rA) + XER[CA]$ is placed into rD.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if Rc = 1)
 - Note:** CR0 field may not reflect the “true” (infinitely precise) result if overflow occurs (see XER below).
- XER:
 - Affected: CA
 - Affected: SO, OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XO

MPCxxx INSTRUCTION SET

Sync

Synchronize

Sync Reserved

31	0 0 0 0	0 0 0 0	0 0 0 0	598	0
0	5 6	10 11	15 16	20 21	30 31

The **sync** instruction provides an ordering function for the effects of all instructions executed by a given processor. Executing a **sync** instruction ensures that all instructions preceding the **sync** instruction appear to have completed before the **sync** instruction completes, and that no subsequent instructions are initiated by the processor until after the **sync** instruction completes. When the **sync** instruction completes, all external accesses caused by instructions preceding the **sync** instruction will have been performed with respect to all other mechanisms that access memory.

Multiprocessor implementations also send a **sync** address-only broadcast that is useful in some designs. For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **sync** broadcast signals to that buffer that previous loads/stores must be completed before any following loads/stores.

The **sync** instruction can be used to ensure that the results of all stores into a data structure, caused by store instructions executed in a “critical section” of a program, are seen by other processors before the data structure is seen as unlocked.

The functions performed by the **sync** instruction will normally take a significant amount of time to complete, so indiscriminate use of this instruction may adversely affect performance. In addition, the time required to execute **sync** may vary from one execution to another. The **eieio** instruction may be more appropriate than **sync** for many cases.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

tlbia

Translation Lookaside Buffer Invalidate All

tlbia Reserved

31	0 0 0 0	0 0 0 0	0 0 0 0	370	0
0	5 6	10 11	15 16	20 21	30 31

All TLB entries \leftarrow invalid

The entire *translation lookaside buffer (TLB)* is invalidated (that is, all entries are removed). The TLB is invalidated regardless of the settings of MSR[IR] and MSR[DR]. The invalidation is done without reference to the SLB or segment table. This instruction does not cause the entries to be invalidated in other processors. This is a supervisor-level instruction.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√	√	X

MPCxxx INSTRUCTION SET

tlbie

Translation Lookaside Buffer Invalidate Entry

tlbie**rB****tlbie**

							Reserved
31 0	5 6 0 0 0 0	10 11 0 0 0 0	15 16 B	20 21 30k6	30 31 0		

VPS $\leftarrow rB[4-19]$

Identify TLB entries corresponding to VPS

Each such TLB entry \leftarrow invalid

EA is the contents of **rB**. If the translation lookaside buffer (TLB) contains an entry corresponding to EA, that entry is made invalid (that is, removed from the TLB).

Multiprocessing implementations (for example, the 601, and 604) send a **tlbie** address-only broadcast over the address bus to tell other processors to invalidate the same TLB entry in their TLBs.

The TLB search is done regardless of the settings of MSR[IR] and MSR[DR]. The search is done based on a portion of the logical page number within a segment. All entries matching the search criteria are invalidated.

Block address translation for EA, if any, is ignored.

This is a supervisor-level instruction.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	✓	✓	X

MPCxxx INSTRUCTION SET

tlbsync

TLB Synchronize

tlbsync Reserved

31	0 0 0 0	0 0 0 0	0 0 0 0	566	0
0	5 6	10 11	15 16	20 21	30 31

If an implementation sends a broadcast for **tlbie** then it will also send a broadcast for **tlbsync**. Executing a **tlbsync** instruction ensures that all **tlbie** instructions previously executed by the processor executing the **tlbsync** instruction have completed on all other processors. The operation performed by this instruction is treated as a caching-inhibited and guarded data access with respect to the ordering done by **eieio**. This instruction is supervisor-level.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√	√	X

MPCxxx INSTRUCTION SET

tw

Trap Word

tw

TO,rA,rB

tw

Reserved

31	TO	A	B	4	0
0	5 6	10 11	15 16	20 21	30 31

```
a ← EXTS(rA)
b ← EXTS(rB)
if (a < b) & TO[0] then TRAP
if (a > b) & TO[1] then TRAP
if (a = b) & TO[2] then TRAP
if (a <U b) & TO[3] then TRAP
if (a >U b) & TO[4] then TRAP
```

The contents of rA are compared with the contents of rB. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

- None

Simplified mnemonics:

tweq rA,rB	equivalent to	tw 4,rA,rB
twlge rA,rB	equivalent to	tw 5,rA,rB
trap	equivalent to	tw 31,0,0

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

MPCxxx INSTRUCTION SET

twi

Trap Word Immediate

twi TO,rA,SIMM

03	TO	A	SIMM	
0	5 6	10 11	15 16	31

```

a ← EXTS(rA)
if (a < EXTS(SIMM)) & TO[0] then TRAP
if (a > EXTS(SIMM)) & TO[1] then TRAP
if (a = EXTS(SIMM)) & TO[2] then TRAP
if (a <U EXTS(SIMM)) & TO[3] then TRAP
if (a >U EXTS(SIMM)) & TO[4] then TRAP

```

The contents of rA are compared with the sign-extended value of the SIMM field. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

- None

Simplified mnemonics:

twgti rA,value	equivalent to	twi	8,rA,value
twllei rA,value	equivalent to	twi	6,rA,value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

XOrx

XOR

xor**rA,rS,rB**

(Rc = 0)

xor.**rA,rS,rB**

(Rc = 1)

XOrx

31	S	A	B	316	Rc
0	5 6	10 11	15 16	20 21	30 31

$$\mathbf{rA} \leftarrow (\mathbf{rS}) \oplus (\mathbf{rB})$$

The contents of **rS** is XORed with the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
----------------------------	------------------	----------	------

UISA			X
------	--	--	---

MPCxxx INSTRUCTION SET

xori

XOR Immediate

xori**rA,rS,UIMM**

26	S	A	UIMM	
0	5 6	10 11	15 16	31

 $\text{rA} \leftarrow (\text{rS}) \oplus ((\underline{16})0 \mid \mid \text{UIMM})$ The contents of **rS** are XORed with 0x0000 || UIMM and the result is placed into **rA**.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

xoris

XOR Immediate Shifted

xoris**rA,rS,UIMM**

27	S	A	UIMM	
0	5 6	10 11	15 16	31

 $\text{rA} \leftarrow (\text{rS}) \oplus (\text{UIMM} \mid\mid (16)0)$

The contents of rS are XORed with UIMM || 0x0000 and the result is placed into rA.

Other registers altered:

- None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

MPCxxx INSTRUCTION SET

Appendix

MPCxxx Instruction Set Listings

This appendix lists the MPCxxx's instruction set. Instructions are sorted by *mnemonic*, opcode, function, and form. Also included in this appendix is a quick reference table that contains general information, such as the architecture level, privilege level, and form.

Note that split fields, which represent the concatenation of sequences from left to right, are shown in lowercase.

Instructions Sorted by Mnemonic

Table 1 lists the instructions implemented in the MPCxxx in alphabetical order by mnemonic.

Key:

Reserved bits

Table 1. Complete Instruction List Sorted by Mnemonic

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
addx	31		D		A		B		OE													266			Rc		
addcx	31		D		A		B		OE													10			Rc		
adde_x	31		D		A		B		OE													138			Rc		
addi	14		D		A																		SIMM				
addic	12		D		A																		SIMM				
addic.	13		D		A																		SIMM				
addis	15		D		A																		SIMM				
addmex	31		D		A		0	0	0	0	0	OE										234			Rc		
addzex	31		D		A		0	0	0	0	0	OE										202			Rc		
andx	31		S		A		B															28			Rc		
andcx	31		S		A		B															60			Rc		
andi.	28		S		A																	UIMM					
andis.	29		S		A																	UIMM					

Freescale Semiconductor, Inc.

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
bx	18																								A	LK	
b_cx	16																								AA	LK	
bcctrx	19																									LK	
bclrx	19																									LK	
cmp	31																									0	
cmpli	11																									SIMM	
cmpl	31																									32	
cmpli	10																									UIMM	
cntlzx	31																									Rc	
crand	19																									257	
crandc	19																									129	
creqv	19																									289	
crnand	19																									225	
crnor	19																									33	
cror	19																									449	
crorc	19																									417	
crxor	19																									193	
dcbf	31																									86	
dcbi ¹	31																									470	
dcbst	31																									54	
dcbt	31																									278	
dcbtst	31																									246	
dcbz	31																									1014	
divwx	31																									491	
divwux	31																									459	
eciwx	31																									310	
ecowx	31																									438	
eieio	31																									854	
eqvx	31																									284	
extsbx	31																									954	
extshx	31																									922	
icbi	31																									0	
isync	19																									150	

Freescale Semiconductor, Inc.

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lbz	34	D		A												d											
lbzu	35	D		A												d											
lbzux	31	D		A							B					119		0									
lbzx	31	D		A						B						87		0									
lha	42	D		A												d											
lhau	43	D		A												d											
lhaux	31	D		A						B						375		0									
lhax	31	D		A					B							343		0									
lhbrx	31	D		A				B								790		0									
lhz	40	D		A												d											
lhzu	41	D		A												d											
lhzux	31	D		A				B								311		0									
lhzx	31	D		A				B								279		0									
lmw ³	46	D		A												d											
lswi ³	31	D		A				NB								597		0									
lswx ³	31	D		A				B								533		0									
lwax	31	D		A				B								20		0									
lwbrx	31	D		A				B								534		0									
lwz	32	D		A												d											
lwzu	33	D		A												d											
lwzux	31	D		A				B								55		0									
lwzx	31	D		A				B								23		0									
mcrf	19	crfD	0 0	crfS	0 0	0 0 0 0 0										0		0									
mcrxr	31	crfD	0 0	0 0 0 0 0		0 0 0 0 0										512		0									
mfcr	31	D		0 0 0 0 0		0 0 0 0 0										19		0									
mfmsr ¹	31	D		0 0 0 0 0		0 0 0 0 0										83		0									
mfsp ²	31	D				spr										339		0									
mfsr ¹	31	D	0	SR		0 0 0 0 0										595		0									
mfsrcin ¹	31	D		0 0 0 0 0			B									659		0									
mftb	31	D				tbr										371		0									
mtcrf	31	S	0			CRM										144		0									
mtmsr	31	S		0 0 0 0 0		0 0 0 0 0												0									
mtspr ²	31	S				spr										467		0									

Freescale Semiconductor, Inc.

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mtrs ¹	31	S	0	SR	0	0	0	0	0	0	0	0	0	0	0	0	210	0	0	0	0	0	0	0	0	0	
mtrsrx ¹	31	S	0	0	0	0	0	0	0	0	0	0	0	0	0	0	242	0	0	0	0	0	0	0	0	0	
mulhwx	31	D	A	A	B	0	0	0	0	0	0	0	0	0	0	0	75	Rc	0	0	0	0	0	0	0	0	0
mulhwux	31	D	A	B	B	0	0	0	0	0	0	0	0	0	0	0	11	Rc	0	0	0	0	0	0	0	0	0
mulli	7	D	A	A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
mulwx	31	D	A	B	OE	0	0	0	0	0	0	0	0	0	0	0	235	Rc	0	0	0	0	0	0	0	0	0
nandx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	476	Rc	0	0	0	0	0	0	0	0	0
negx	31	D	A	OE	0	0	0	0	0	0	0	0	0	0	0	0	104	Rc	0	0	0	0	0	0	0	0	0
norx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	124	Rc	0	0	0	0	0	0	0	0	0
orx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	444	Rc	0	0	0	0	0	0	0	0	0
orcx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	412	Rc	0	0	0	0	0	0	0	0	0
ori	24	S	A	A	0	0	0	0	0	0	0	0	0	0	0	0	UIMM	0	0	0	0	0	0	0	0	0	
oris	25	S	A	A	0	0	0	0	0	0	0	0	0	0	0	0	UIMM	0	0	0	0	0	0	0	0	0	
rifi ¹	19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	50	0	0	0	0	0	0	0	0	0	
rlwimix	20	S	A	B	SH	MB	ME	A	A	A	A	A	A	A	A	0	Rc	0	0	0	0	0	0	0	0	0	
rlwinmx	21	S	A	B	SH	MB	ME	A	A	A	A	A	A	A	A	0	Rc	0	0	0	0	0	0	0	0	0	
rlwnmx	23	S	A	B	MB	MB	ME	A	A	A	A	A	A	A	A	0	Rc	0	0	0	0	0	0	0	0	0	
sc	17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
slwx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	24	Rc	0	0	0	0	0	0	0	0	0
srawx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	792	Rc	0	0	0	0	0	0	0	0	0
srawix	31	S	A	SH	A	0	0	0	0	0	0	0	0	0	0	0	824	Rc	0	0	0	0	0	0	0	0	0
srwx	31	S	A	B	A	0	0	0	0	0	0	0	0	0	0	0	536	Rc	0	0	0	0	0	0	0	0	0
stb	38	S	A	d	A	A	A	A	A	A	A	A	A	A	A	0	0	0	0	0	0	0	0	0	0		
stbu	39	S	A	d	A	A	A	A	A	A	A	A	A	A	A	0	0	0	0	0	0	0	0	0	0		
stbux	31	S	A	B	247	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
stbx	31	S	A	B	215	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
sth	44	S	A	d	A	A	A	A	A	A	A	A	A	A	A	0	0	0	0	0	0	0	0	0	0		
sthbrx	31	S	A	B	918	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
sthru	45	S	A	d	A	A	A	A	A	A	A	A	A	A	A	0	0	0	0	0	0	0	0	0	0		
sthux	31	S	A	B	439	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
sthx	31	S	A	B	407	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
stmw	47	S	A	d	A	A	A	A	A	A	A	A	A	A	A	0	0	0	0	0	0	0	0	0	0		
stswi ³	31	S	A	NB	725	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Freescale Semiconductor, Inc.

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stswx ³	31		S		A		B																			661	0
stw	36		S		A														d								
stwbrx	31		S		A		B																			662	0
stwcx.	31		S		A		B																			150	1
stwu	37		S		A														d								
stwux	31		S		A		B																			183	0
stwx	31		S		A		B																			151	0
subfx	31		D		A		B												OE							40	Rc
subfcx	31		D		A		B											OE								8	Rc
subfex	31		D		A		B											OE								136	Rc
subfic	08		D		A																					SIMM	
subfmex	31		D		A		0 0 0 0 0											OE							232	Rc	
subfzex	31		D		A		0 0 0 0 0										OE								200	Rc	
sync	31		0 0 0 0 0		0 0 0 0 0			0 0 0 0 0																	598	0	
tlbia ^{1,4}	31		0 0 0 0 0		0 0 0 0 0			0 0 0 0 0																	370	0	
tlbie ^{1,4}	31		0 0 0 0 0		0 0 0 0 0				B															306	0		
tlbsync ^{1,4}	31		0 0 0 0 0		0 0 0 0 0			0 0 0 0 0																	566	0	
tw	31		TO		A		B																		4	0	
twi	03		TO		A																				SIMM		
xorx	31		S		A		B																		316	Rc	
xori	26		S		A																				UIMM		
xoris	27		S		A																				UIMM		

¹ Supervisor-level instruction

² Supervisor- and user-level instruction

³ Load and store string or multiple instruction

⁴ PowerPC Optional instruction

Instructions Sorted by Opcode

Table 2 lists the instructions defined for the MPCxxx in numeric order by opcode.

Key:

Reserved bits

Table 2. Complete Instruction List Sorted by Opcode

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31										
twi	0 0 0 0 1 1	TO			A			SIMM																														
mulli	0 0 0 1 1 1	D			A			SIMM																														
subfic	0 0 1 0 0 0	D			A			SIMM																														
cmpli	0 0 1 0 1 0	crfD	0	L	A			UIMM																														
cmpi	0 0 1 0 1 1	crfD	0	L	A			SIMM																														
addic	0 0 1 1 0 0	D			A			SIMM																														
addic.	0 0 1 1 0 1	D			A			SIMM																														
addi	0 0 1 1 1 0	D			A			SIMM																														
addis	0 0 1 1 1 1	D			A			SIMM																														
bcx	0 1 0 0 0 0	BO			BI			BD												A	LK																	
sc	0 1 0 0 0 1	0 0 0 0 0			0 0 0 0 0			0 0												1	0																	
bx	0 1 0 0 1 0	LI																		A	LK																	
mcrf	0 1 0 0 1 1	crfD	0	0	crfS	0	0	0 0 0 0 0			0 0												0															
bclrx	0 1 0 0 1 1	BO			BI			0 0 0 0 0			0 0 0 0 0 1 0 0 0 0												LK															
crnor	0 1 0 0 1 1	crbD			crbA			crbB			0 0 0 0 1 0 0 0 0 1												0															
rfi ¹	0 1 0 0 1 1	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0			0 0 0 0 1 1 0 0 1 0												0															
crandc	0 1 0 0 1 1	crbD			crbA			crbB			0 0 1 0 0 0 0 0 0 1												0															
isync	0 1 0 0 1 1	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0			0 0 1 0 0 1 0 1 1 0												0															
crxor	0 1 0 0 1 1	crbD			crbA			crbB			0 0 1 1 0 0 0 0 0 1												0															
crnand	0 1 0 0 1 1	crbD			crbA			crbB			0 0 1 1 1 0 0 0 0 1												0															
crand	0 1 0 0 1 1	crbD			crbA			crbB			0 1 0 0 0 0 0 0 0 1												0															
creqv	0 1 0 0 1 1	crbD			crbA			crbB			0 1 0 0 1 0 0 0 0 1												0															
crorc	0 1 0 0 1 1	crbD			crbA			crbB			0 1 1 0 1 0 0 0 0 1												0															
cor	0 1 0 0 1 1	crbD			crbA			crbB			0 1 1 1 0 0 0 0 0 1												0															
bcctrx	0 1 0 0 1 1	BO			BI			0 0 0 0 0			1 0 0 0 0 1 0 0 0 0												LK															
rlwinmx	0 1 0 1 0 0	S			A			SH			MB			ME			Rc																					
rlwinmx	0 1 0 1 0 1	S			A			SH			MB			ME			Rc																					

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwnmx	010111	S		A		B			MB		ME		Rc															
ori	011000	S		A																								
oris	011001	S		A																								
xori	011010	S		A																								
xoris	011011	S		A																								
andi.	011100	S		A																								
andis.	011101	S		A																								
cmp	011111	crfD	0	L		A		B																			0	
tw	011111	TO			A		B																				0	
subfcx	011111	D		A		B	OE																				Rc	
addcx	011111	D		A		B	OE																				Rc	
mulhwux	011111	D		A		B	0																				Rc	
mfcr	011111	D	00000		00000																					0		
lwaxr	011111	D		A		B																					0	
lwzx	011111	D		A		B																					0	
slwx	011111	S		A		B																					Rc	
ctlzwx	011111	S		A	00000																					Rc		
andx	011111	S		A		B																					Rc	
cmpl	011111	crfD	0	L	A		B																				0	
subfx	011111	D		A		B	OE																				Rc	
dcbst	011111	00000		A		B																					0	
lzwux	011111	D		A		B																					0	
andcx	011111	S		A		B																					Rc	
mulhwx	011111	D		A		B	0																				Rc	
mfmsr ¹	011111	D	00000		00000																					0		
dcbf	011111	00000		A		B																					0	
lbzx	011111	D		A		B																					0	
negx	011111	D		A	00000	OE																				Rc		
lbzux	011111	D		A		B																					0	
norx	011111	S		A		B																					Rc	
subfex	011111	D		A		B	OE																				Rc	
addex	011111	D		A		B	OE																				Rc	
mtcrf	011111	S	0		CRM	0																				0		

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mtmsr ¹	011111	S		00000		00000		0010010010																			0	
stwcx.	011111	S		A		B		0010010110																		1		
stwx	011111	S		A		B		0010010111																		0		
stwux	011111	S		A		B		0010110111																		0		
subfzex	011111	D		A		00000	OE	0011001000																		Rc		
addzex	011111	D		A		00000	OE	0011001010																		Rc		
mtsr ¹	011111	S	0	SR		00000		0011010010																		0		
stbx	011111	S		A		B		0011010111																		0		
subfmex	011111	D		A		00000	OE	0011101000																		Rc		
addmex	011111	D		A		00000	OE	0011101010																		Rc		
mullwx	011111	D		A		B	OE	0011101011																		Rc		
mtsrin ¹	011111	S	00000			B		0011110010																		0		
dcbtst	011111	00000		A		B		0011110110																		0		
stbux	011111	S		A		B		0011110111																		0		
addrx	011111	D		A		B	OE	0100001010																		Rc		
dcbt	011111	00000		A		B		0100010110																		0		
lhzx	011111	D		A		B		0100010111																		0		
eqvx	011111	S		A		B		0100011100																		Rc		
tibia ^{1,4}	011111	00000	00000			B		0100110010																		0		
eciwx	011111	D		A		B		0100110110																		0		
lhzux	011111	D		A		B		0100110111																		0		
xorx	011111	S		A		B		0100111100																		Rc		
mfsp ²	011111	D			spr			0101010011																		0		
lhax	011111	D		A		B		0101010111																		0		
tibia ^{1,4}	011111	00000	00000		00000			0101110010																		0		
mftb	011111	D			tbr			0101110011																		0		
lhaux	011111	D		A		B		0101110111																		0		
sthx	011111	S		A		B		0110010111																		0		
orcx	011111	S		A		B		0110011100																		Rc		
ecowx	011111	S		A		B		0110110110																		0		
sthux	011111	S		A		B		0110110111																		0		
orx	011111	S		A		B		0110111100																		Rc		
divwux	011111	D		A		B	OE	0111001011																		Rc		

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
mtspr ²	011111	S															0111010011		0											
dcbi ¹	011111	00000															0111010110		0											
nandx	011111	S															0111011100		Rc											
divwx	011111	D															OE	0111101011	Rc											
mcrxr	011111	crfD	00														00000	1000000000		0										
lswx ³	011111	D															1000010101		0											
lwbrx	011111	D															1000010110		0											
lfsx	011111	D															1000010111		0											
srwx	011111	S															1000011000		Rc											
tbsync ^{1,4}	011111	00000															00000	1000110110		0										
mfsr ¹	011111	D	0														SR	00000	1001010011		0									
lswi ³	011111	D															A	NB	1001010101		0									
sync	011111	00000															00000	00000	1001010110		0									
lfdx	011111	D															A	B	1001010111		0									
lfdux	011111	D															A	B	1001110111		0									
mfsrin ¹	011111	D															00000	B	1010010011		0									
stswx ³	011111	S															A	B	1010010101		0									
stwbrx	011111	S															A	B	1010010110		0									
stswi ³	011111	S															A	NB	1011010101		0									
lhbrx	011111	D															A	B	1100010110		0									
srawx	011111	S															A	B	1100011000		Rc									
srawix	011111	S															A	SH	1100111000		Rc									
eieio	011111	00000															00000	00000	1101010110		0									
sthbrx	011111	S															A	B	1110010110		0									
extshx	011111	S															A	00000	1110011010		Rc									
extsbx	011111	S															A	00000	1110111010		Rc									
icbi	011111	00000															A	B	1111010110		0									
dcbz	011111	00000															A	B	1111110110		0									
lwz	100000	D															A		d											
lwzu	100001	D															A		d											
lbz	100010	D															A		d											
lbzu	100011	D															A		d											
stw	100100	S															A		d											

MPCxxx INSTRUCTION SET

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stwu	100101		S		A																			d				
stb	100110		S		A																			d				
stbu	100111		S		A																			d				
lhz	101000		D		A																			d				
lhzu	101001		D		A																			d				
lha	101010		D		A																			d				
lhau	101011		D		A																			d				
sth	101100		S		A																			d				
sthu	101101		S		A																			d				
lmw ³	101110		D		A																			d				
stmw ³	101111		S		A																			d				

¹ Supervisor-level instruction

² Supervisor- and user-level instruction

³ Load and store string or multiple instruction

⁴ PowerPC Optional instruction

MPCxxx INSTRUCTION SET

Instructions Grouped by Functional Categories

Tables 3 through 30 list the PowerPC instructions grouped by function.

Key:

Reserved bits

Table 3. Integer Arithmetic Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
addx	31		D		A		B		OE																		Rc	
addcx	31		D		A		B		OE																		Rc	
addex	31		D		A		B		OE																		Rc	
addi	14		D		A																							SIMM
addic	12		D		A																							SIMM
addic.	13		D		A																							SIMM
addis	15		D		A																							SIMM
addmex	31		D		A		0 0 0 0 0		OE																	Rc		
addzex	31		D		A		0 0 0 0 0		OE																	Rc		
divwx	31		D		A		B		OE																		Rc	
divwux	31		D		A		B		OE																		Rc	
mulhwx	31		D		A		B		0																		Rc	
mulhwux	31		D		A		B		0																		Rc	
mulli	07		D		A																							SIMM
mullwx	31		D		A		B		OE																		Rc	
negx	31		D		A		0 0 0 0 0		OE																	Rc		
subfx	31		D		A		B		OE																		Rc	
subfcx	31		D		A		B		OE																		Rc	
subficx	08		D		A																							SIMM
subfex	31		D		A		B		OE																		Rc	
subfmex	31		D		A		0 0 0 0 0		OE																	Rc		
subfzex	31		D		A		0 0 0 0 0		OE																	Rc		

Freescale Semiconductor, Inc.

Table 4. Integer Compare Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
cmp	31	crfD	0	L		A		B		0 0	0																	
cmpi	11	crfD	0	L		A																						
cmpl	31	crfD	0	L		A		B																		32	0	
cmpli	10	crfD	0	L		A																						

Table 5. Integer Logical Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
andx	31	S			A		B																			28	Rc	
andcx	31	S			A		B																			60	Rc	
andi.	28	S			A																							
andis.	29	S			A																							
cntlzwx	31	S			A		0 0 0 0																		26	Rc		
eqvx	31	S			A		B																			284	Rc	
extsbx	31	S			A		0 0 0 0																		954	Rc		
extshx	31	S			A		0 0 0 0																		922	Rc		
nandx	31	S			A		B																			476	Rc	
norx	31	S			A		B																			124	Rc	
orx	31	S			A		B																			444	Rc	
orcx	31	S			A		B																			412	Rc	
ori	24	S			A																							
oris	25	S			A																							
xorx	31	S			A		B																			316	Rc	
xori	26	S			A																							
xoris	27	S			A																							

Table 6. Integer Rotate Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	22	S			A		SH																			ME	Rc	
rlwinmx	20	S			A		SH																			ME	Rc	
rlwnm		S			A		SH																				Rc	

Table 7. Integer Shift Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
slwx	31		S		A		B															24					Rc	
srawx	31		S		A		B															792					Rc	
srawix	31		S		A																	824					Rc	
srwx	31		S		A																	536					Rc	

Table 8. Integer Load Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lbz	34		D		A																	d						
lbzu	35		D		A																	d						
lbzux	31		D		A																	119					0	
lbzx	31		D		A																	87					0	
lha	42		D		A																	d						
lhau	43		D		A																	d						
lhaux	31		D		A																	375					0	
lhax	31		D		A																	343					0	
lhz	40		D		A																	d						
lhzu	41		D		A																	d						
lhzux	31		D		A																	311					0	
lhzx	31		D		A																	279					0	
lwz	32		D		A																	d						
lwzu	33		D		A																	d						
lwzux	31		D		A																	55					0	
lwzx	31		D		A																	23					0	

Freescale Semiconductor, Inc.

Table 9. Integer Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stb	38	S		A																	d							
stbu	39	S		A																	d							
stbx	31	S		A											B						247		0					
stbx	31	S		A											B						215		0					
sth	44	S		A																	d							
sth	45	S		A																	d							
sthux	31	S		A											B						439		0					
sthx	31	S		A											B						407		0					
stw	36	S		A																	d							
stwu	37	S		A																	d							
stwux	31	S		A											B						183		0					
stwx	31	S		A											B						151		0					

Table 10. Integer Load and Store with Byte Reverse Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lhbrx	31	D		A			B														790		0					
lwbrx	31	D		A			B														534		0					
sthbrx	31	S		A			B														918		0					
stwbrx	31	S		A			B														662		0					

Table 11. Integer Load and Store Multiple Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lmw ³	46	D		A																	d							
stmw ³	47	S		A																	d							

Table 12. Integer Load and Store String Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lswi ³	31	D		A			NB														597		0					
lswx ³	31	D		A			B														533		0					
stswi		S		A			NB														725		0					
stswx ³	31	S		A			B														661		0					

Freescale Semiconductor, Inc.

Table 13. Memory Synchronization Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eieio	31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	854								0		
isync	19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	150								0		
lwarx	31	D					A				B							20								0		
stwcx.	31	S					A				B							150								1		
sync	31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	598								0		

Table 14. Branch Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
bx	18																									A	LK	
btx	16	BO					BI																		A	LK		
bcctrx	19	BO					BI						0	0	0	0		528							LK			
bclrx	19	BO					BI						0	0	0	0		16							LK			

Table 15. Condition Register Logical Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
crand	19	crbD					crbA				crbB						257								0			
crandc	19	crbD					crbA				crbB						129								0			
creqv	19	crbD					crbA				crbB						289								0			
crnand	19	crbD					crbA				crbB						225								0			
crnor	19	crbD					crbA				crbB						33								0			
cror	19	crbD					crbA				crbB						449								0			
crorc	19	crbD					crbA				crbB						417								0			
crxor	19	crbD					crbA				crbB						193								0			
mcrf	19	crfD	0	0	0	0	crfS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 16. System Linkage Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rifi ¹	19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	50								0		
sc	17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	

Freescale Semiconductor, Inc.

Table 17. Trap Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tw	31										A			B										4		0		
twi	03										A														SIMM			

Table 18. Processor Control Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mcrxr	31		crfS	00			00000			00000													512		0			
mfcr	31			D			00000			00000													19		0			
mfmsr ¹	31			D			00000			00000													83		0			
mfsp ²	31			D						spr														339		0		
mftb	31			D						tpr														371		0		
mtcrf	31		S		0			CRM			0													144		0		
mtmsr ¹	31		S			00000			00000														146		0			
mtspr ²	31		D				spr																	467		0		

Table 19. Cache Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dcbf	31		00000				A			B														86		0		
dcbi ¹	31		00000				A			B														470		0		
dcbst	31		00000				A			B														54		0		
dcbt	31		00000				A			B														278		0		
dcbtst	31		00000				A			B														246		0		
dcbz	31		00000				A			B														1014		0		
icbi	31		00000				A			B														982		0		

Table 20. Lookaside Buffer Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tlbia ^{1,4}	31		00000				00000			00000													370		0			
tlbie ^{1,4}	31		00000				00000			00000				B									306		0			
tlbsync ^{1,4}	31		00000				00000			00000				00000								566		0				

Table 21. External Control Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eciwx	31		D		A		B																				310	0
ecowx	31		S		A		B																				438	0

¹ Supervisor-level instruction

² Supervisor- and user-level instruction

³ Load and store string or multiple instruction

Instructions Sorted by Form

Tables 23 through 32 list the MPCxxx instructions grouped by form.

Key:

Reserved bits

Table 23. I-Form

OPCD	LI			AALK
------	----	--	--	------

Specific Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
bx																														

18	LI			AALK
----	----	--	--	------

Table 24. B-Form

OPCD	BO	BI	BD	AALK
------	----	----	----	------

Specific Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
bpx																														

16	BO	BI	BD	AALK
----	----	----	----	------

Table 25. SC-Form

OPCD	00000	00000	0000000000000000	1	0
------	-------	-------	------------------	---	---

Specific Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
sc																														

17	00000	00000	0000000000000000	1	0
----	-------	-------	------------------	---	---

Table 26. D-Form

OPCD	D	A	d
OPCD	D	A	SIMM
OPCD	S	A	d
OPCD	S	A	UIMM
OPCD	crfD	0 L	A
OPCD	crfD	0 L	A
OPCD	TO	A	SIMM

MPCxxx INSTRUCTION SET

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
addi	14		D			A																					SIMM	
addic	12		D			A																					SIMM	
addic.	13		D			A																					SIMM	
addis	15		D			A																					SIMM	
andi.	28		S			A																					UIMM	
andis.	29		S			A																					UIMM	
cmpi	11		crfD		0	L			A																	SIMM		
cmpli	10		crfD		0	L			A																	UIMM		
lbz	34		D			A																					d	
lbzu	35		D			A																					d	
lha	42		D			A																					d	
lhau	43		D			A																					d	
lhz	40		D			A																					d	
lhzu	41		D			A																					d	
lmw ³	46		D			A																					d	
lwz	32		D			A																					d	
lwzu	33		D			A																					d	
mulli	7		D			A																					SIMM	
ori	24		S			A																					UIMM	
oris	25		S			A																					UIMM	
stb	38		S			A																					d	
stbu	39		S			A																					d	
sth	44		S			A																					d	
sthu	45		S			A																					d	
stmw ³	47		S			A																					d	
stw	36		S			A																					d	
stwu	37		S			A																					d	
subfic	08		D			A																					SIMM	
twi	03		TO			A																					SIMM	
xori	26		S			A																					UIMM	
xoris	27		S			A																					UIMM	

Table 27 DS-Form

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

Table 28. X-Form

OPCD	D		A		B		XO	0	
OPCD	D		A		NB		XO	0	
OPCD	D		0 0 0 0 0		B		XO	0	
OPCD	D		0 0 0 0 0		0 0 0 0 0		XO	0	
OPCD	D		0	SR	0 0 0 0 0		XO	0	
OPCD	S		A		B		XO	Rc	
OPCD	S		A		B		XO	1	
OPCD	S		A		B		XO	0	
OPCD	S		A		NB		XO	0	
OPCD	S		A		0 0 0 0 0		XO	Rc	
OPCD	S		0 0 0 0 0		B		XO	0	
OPCD	S		0 0 0 0 0		0 0 0 0 0		XO	0	
OPCD	S		0	SR	0 0 0 0 0		XO	0	
OPCD	S		A		SH		XO	Rc	
OPCD	crfD	0	L	A	B		XO	0	
OPCD	crfD	0	0	A	B		XO	0	
OPCD	crfD	0	0	crfS	0	0	0 0 0 0 0	XO	0
OPCD	crfD	0	0	0 0 0 0 0		0 0 0 0 0		XO	0
OPCD	crfD	0	0	0 0 0 0 0		IMM	0	XO	Rc
OPCD	TO		A		B		XO	0	
OPCD	D		0 0 0 0 0		B		XO	Rc	
OPCD	D		0 0 0 0 0		0 0 0 0 0		XO	Rc	
OPCD	crbD		0 0 0 0 0		0 0 0 0 0		XO	Rc	
OPCD	0 0 0 0 0		A		B		XO	0	
OPCD	0 0 0 0 0		0 0 0 0 0		B		XO	0	
OPCD	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0		XO	0	

Specific Instructions

andx	31	S		A	B	28	Rc	
andcx	31	S		A	B	60	Rc	
cmp	31	crfD	0	L	A	B	0	0
cmpl	31	crfD	0	L	A	B	32	0
cntlzwx	31	S		A	0 0 0 0 0	26	Rc	
dcbf	31	0 0 0 0 0		A	B	86	0	

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

dcbi ¹	31	0 0 0 0 0	A	B	470	0
dcbst	31	0 0 0 0 0	A	B	54	0
dcbt	31	0 0 0 0 0	A	B	278	0
dcbtst	31	0 0 0 0 0	A	B	246	0
dcbz	31	0 0 0 0 0	A	B	1014	0
eciwx	31	D	A	B	310	0
ecowx	31	S	A	B	438	0
eieio	31	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	854	0
eqvx	31	S	A	B	284	Rc
extsbx	31	S	A	0 0 0 0 0	954	Rc
extshx	31	S	A	0 0 0 0 0	922	Rc
icbi	31	0 0 0 0 0	A	B	982	0
lbzux	31	D	A	B	119	0
lbzx	31	D	A	B	87	0
lhaux	31	D	A	B	375	0
lhax	31	D	A	B	343	0
lhbrx	31	D	A	B	790	0
lhzux	31	D	A	B	311	0
lhzx	31	D	A	B	279	0
lswi ³	31	D	A	NB	597	0
lswx ³	31	D	A	B	533	0
lwarc	31	D	A	B	20	0
lwbrx	31	D	A	B	534	0
lwzux	31	D	A	B	55	0
lwzx	31	D	A	B	23	0
mcrxr	31	crfD	0 0	0 0 0 0 0	0 0 0 0 0	512
mfcr	31	D		0 0 0 0 0	0 0 0 0 0	19
mfmsr ¹	31	D		0 0 0 0 0	0 0 0 0 0	83
mfsr ¹	31	D	0	SR	0 0 0 0 0	595
mfsrin ¹	31	D		0 0 0 0 0	B	659
mtmsr ¹	31	S		0 0 0 0 0	0 0 0 0 0	146
mtsri ¹	31	S	0	SR	0 0 0 0 0	210
mtsrin ¹	31	S		0 0 0 0 0	B	242
nandx	31	S		A	B	476
norx	31	S		A	B	124
						Rc

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

orx	31	S	A	B	444	Rc
orcx	31	S	A	B	412	Rc
slwx	31	S	A	B	24	Rc
srawx	31	S	A	B	792	Rc
srawix	31	S	A	SH	824	Rc
srwx	31	S	A	B	536	Rc
stbux	31	S	A	B	247	0
stbx	31	S	A	B	215	0
sthbrx	31	S	A	B	918	0
sthux	31	S	A	B	439	0
sthx	31	S	A	B	407	0
stswi ³	31	S	A	NB	725	0
stswx ³	31	S	A	B	661	0
stwbrx	31	S	A	B	662	0
stwcx.	31	S	A	B	150	1
stwux	31	S	A	B	183	0
stwx	31	S	A	B	151	0
sync	31	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	598	0
tlbia ^{1,4}	31	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	370	0
tlbie ^{1,4}	31	0 0 0 0 0	0 0 0 0 0	B	306	0
tlbsync ^{1,4}	31	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	566	0
tw	31	TO	A	B	4	0
xorx	31	S	A	B	316	Rc

Table 29. XL-Form

OPCD	BO		BI		0 0 0 0 0	XO	LK
OPCD	crbD		crbA		crbB	XO	0
OPCD	crfD 0 0		crfS 0 0		0 0 0 0 0	XO	0
OPCD	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	XO	0

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
bcctrx	19	BO		BI		0 0 0 0 0		528		LK																		
bclrx	19	BO		BI		0 0 0 0 0		16		LK																		
crand	19	crbD		crbA		crbB		257		0																		

MPCxxx INSTRUCTION SET

crandc	19	crbD		crbA		crbB	129	0
creqv	19	crbD		crbA		crbB	289	0
crnand	19	crbD		crbA		crbB	225	0
crnor	19	crbD		crbA		crbB	33	0
cror	19	crbD		crbA		crbB	449	0
crorc	19	crbD		crbA		crbB	417	0
crxor	19	crbD		crbA		crbB	193	0
isync	19	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	150	0
mcrf	19	crfD	0 0	crfS	0 0	0 0 0 0 0	0	0
rfi ¹	19	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	50	0

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.

Table 30. XFX-Form

OPCD	D	spr				XO	0			
OPCD	D	0	CRM			0	XO	0		
OPCD	S	spr				XO	0			
OPCD	D	tbr				XO	0			

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
mfspr ²	31		D																									339	0
mftb	31		D																									371	0
mtcrf	31		S	0																								144	0
mtspr ²	31		D																									467	0

Table 31. XO-Form

OPCD	D	A	B	OE	XO	Rc
OPCD	D	A	B	0	XO	Rc
OPCD	D	A	0 0 0 0 0	OE	XO	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
addx	31		D			A																						266	Rc
addcx	31		D			A																						10	Rc
addex	31		D			A																						138	Rc
addmex	31		D			A																						234	Rc
addzex	31		D			A																						202	Rc
divwx	31		D			A																						491	Rc
divwux	31		D			A																						459	Rc
mulhwx	31		D			A																						75	Rc
mulhwux	31		D			A																						11	Rc
mullwx	31		D			A																						235	Rc
negx	31		D			A																						104	Rc
subfx	31		D			A																						40	Rc
subfcx	31		D			A																						8	Rc
subfex	31		D			A																						136	Rc
subfmex	31		D			A																						232	Rc
subfzex	31		D			A																						200	Rc

MPCxxx INSTRUCTION SET

Freescale Semiconductor, Inc.**Table 32. M-Form**

OPCD	S	A	SH	MB	ME	Rc
OPCD	S	A	B	MB	ME	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	20		S		A		SH		MB		ME		Rc															
rlwinmx	21		S		A		SH		MB		ME		Rc															
rlwnmx	23		S		A		B		MB		ME		Rc															

¹ Supervisor-level instruction² Supervisor- and user-level instruction³ Load and store string or multiple instruction⁴ PowerPC Optional instruction**MPCxxx INSTRUCTION SET**

Instruction Set Legend

Table 33 provides general information on the MPCxxx instruction set (such as the architectural level, privilege level, and form).

Table 33. MPCxxx Instruction Set Legend

	UISA	VEA	OEA	Supervisor Level	Optional	Form
addrx	✓					XO
addcx	✓					XO
addex	✓					XO
addi	✓					D
addic	✓					D
addic.	✓					D
addis	✓					D
addmex	✓					XO
addzex	✓					XO
andx	✓					X
andcx	✓					X
andi.	✓					D
andis.	✓					D
bx	✓					I
bcx	✓					B
bcctrx	✓					XL
bclrx	✓					XL
cmp	✓					X
cmpli	✓					D
cmpl	✓					X
cntlzwx	✓					X
crand	✓					XL
crandc	✓					XL
creqv	✓					XL
crnand	✓					XL
crnor						XL

Freescale Semiconductor, Inc.

	UISA	VEA	OEA	Supervisor Level		Optional	Form
cror	√						XL
crorc	√						XL
crxor	√						XL
dcbf		√					X
dcbi			√	√			X
dcbst		√					X
dcbt		√					X
dcbtst		√					X
dcbz		√					X
divwx	√						XO
divwux	√						XO
eciwx		√				√	X
ecowx		√				√	X
eieio		√					X
eqvx	√						X
extsbx	√						X
extshx	√						X

	UISA	VEA	OEA	Supervisor Level		Optional	Form
icbi		√					X
isync		√					XL
lbz	√						D
lbzu	√						D
lbzux	√						X
lbzx	√						X

	UISA	VEA	OEA	Supervisor Level		Optional	Form
lha	√						D
lhau	√						D
lhaux	√						X
lhax	√						X
lhbrx	√						X
lhz							D
lhzu	√						D

Freescale Semiconductor, Inc.

	UISA	VEA	OEA	Supervisor Level	Optional	Form
lhzux	√					X
lhzx	√					X
lmw ²	√					D
lswi ²	√					X
lswx ²	√					X
lwarx	√					X
lwbrx	√					X
lwz	√					D
lwzu	√					D
lwzux	√					X
lwzx	√					X
mcrf	√					XL
mcrxr	√					X
mfcr	√					X
mfmsr		√	√			X
mfspr ¹	√	√	√			XFX
mfsr		√	√			X
mfsr ³		√	√		√	X
mfsrin		√	√			X
mfsrin ³		√	√		√	X

	UISA	VEA	OEA	Supervisor Level	Optional	Form
mftb		√				XFX
mtcrf	√					XFX
mtmsr		√	√			X
mtmsr ³		√	√		√	X
mtspr ¹	√	√	√			XFX
mtsrr		√	√			X
mtsrr ³		√	√		√	X
mtsrrin		√	√			X
mtsrrin ³		√	√		√	X
mulhwx	√					XO
mulhwux	√					XO
mulli						D
mullwx	√					XO

Freescale Semiconductor, Inc.

nandx	✓						X
negx	✓						XO
norx	✓						X
orx	✓						X
orcx	✓						X
ori	✓						D
oris	✓						D
rfi			✓	✓			XL
rfi³			✓	✓		✓	XL
rlwimix	✓						M
rlwinmx	✓						M
rlwnmx	✓						M

UISA VEA OEA Supervisor
Level Optional Form

sc	✓		✓				SC
slwx	✓						X
srawx	✓						X
srawix	✓						X
srwx	✓						X
stb	✓						D
stbu	✓						D
stbx	✓						X
stbx	✓						X
sth	✓						D
sthbrx	✓						X
sthru	✓						D
sthux	✓						X
sthx	✓						X

UISA VEA OEA Supervisor
Level Optional Form

stmw²	✓						D
stswi²	✓						X
stswwx²	✓						X
stw	✓						D
stwbrx							X
stwcx.	✓						X

Freescale Semiconductor, Inc.

stwu	✓						D
stwux	✓						X
stwx	✓						X
subfx	✓						XO
subfcx	✓						XO
subfex	✓						XO
subfic	✓						D
subfmex	✓						XO
subfzex	✓						XO
sync	✓						X
tlbia			✓	✓		✓	X
tlbie			✓	✓		✓	X
tlbsync			✓	✓			X
tw	✓						X
twi	✓						D
xorx	✓						X
xori	✓						D
xoris	✓						D

¹ Supervisor- and user-level instruction

² Load and store string or multiple instruction

³ PowerPC Optional instruction

