

CECS 460 Fall 2019 Project 1


John Tramel

Zachery Takkesh -015656509

Purpose: The project is a review of the topics covered in 201, 301, and 361 while introducing the TramelBlaze.

Project one introduces the TramelBlaze processor designed by Professor John Tramel. The TramelBlaze is a 16-bit processor core designed to emulate the Xilinx PicoBlaze for use on the Nexys 4 DDR Artix-7 FPGA. Tramelblaze written in Verilog and is comprised of multiple functional blocks; the first being general-purpose registers. There are 16, 16-bit wide registers. There are three memory blocks within the TramelBlaze architecture: scratch RAM, stack RAM, and instruction ROM. The instruction ROM is 4096x16 and it provides a storage for instructions for the assembler and is loaded with the COE file compiled from the Trambler python script. The scratchpad ram is 512x16 and it stores copies of the contents to registers and fetches copies content of the RAM to registers; the stack RAM is 128x16 and its purpose is to track return address for subroutines and interrupt handling. For Project 1, the assembly code is modified according to Tramel's youtube video on the TramelBlaze. When an interrupt occurs, the processor will complete the instructions, fetch the instructions at 0x0FFE and then execute it.

Many modules are re-used from Project 1 of 361: aiso, debounce, ticker, ped(positive edge detect), and display controller. Two new modules are the RS flop and a loadable register. The RS flop intakes two 1-bit wide R and S values and they determine which value to pass into Q. When both are 0's, Q retains its value; when S is 1 and R is 0, Q gets 1, when S is 0 and R is 1 then Q gets 0; . Loadable register accepts in a load signal and that 1-bit wide signal allows Q to get inputted data or retain the current data. The outputted data then is displayed on the seven-segment display. For the demonstration, when the switch 0 is up, pressing the debounce button(P18) increments and the 7-segment displays a 16-bit wide number counting upwards. When the switch is down, pressing the debounce button decrements the value displayed.



```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: top level.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
     // Purpose: This is the top level module to the counter that utilizes the
11
12
    //
                tramelblze for its functionality. For project 1, we are using the
13
    //
               tramel blaze to instantiate a counter. When sw is up, the counter
14
    //
                increments. When the switch is down, the counter decrements.
    //
15
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module top level(clk, reset but, db but, anode, sw uhdl,
24
                     a, b, c, d, e, f, g);
25
26
       // Input and Output declarations
2.7
                    clk, reset but, db but, sw uhdl;
       input
28
       output [7:0] anode;
29
                   a, b, c, d, e, f, g;
       output
30
31
       // Wires declarations to interconnect the instantiated modules
32
                  reset, pulse, ped, INT ACK, rs out, write strobe, write led;
33
       wire [15:0] tb out, id out, load out;
34
35
36
       assign write led = (id out == 16'h0001) && write strobe;
37
38
       // Instantiate Asynchronous In Synchrnous Out module
       // to synchronize the release of reset
39
40
                reset sync0 (.clk(clk),
       AISO
41
                            .reset(reset but),
42
                            .reset sync(reset));
43
44
       // Instantiate debounce module to generate a stable
45
       // signal. Any transition less than 20ms is ignored
       debounce bounce0
46
                            (.clk(clk),
47
                             .reset(reset),
48
                             .in(db but),
49
                             .p out(pulse));
50
51
       // Instantiate posedge detect module to detect the
52
       // positive edge of the clock
53
       posedge detect ped0
                            (.clk(clk),
54
                             .reset(reset),
55
                             .in(pulse),
56
                             .ped(ped));
57
```

```
58
        // Instantiate the rs flop to allow Q outputs to be
59
        // either 1 or 0
60
        rs flop flop0
                                (.clk(clk),
61
                                 .reset(reset),
62
                                 .s(ped),
63
                                 .r(INT ACK),
64
                                 .Q(rs out));
65
        // Instanatiate the TramelBlaze as a processor
66
        tramelblaze_top tb0
67
                                  (.CLK(clk),
68
                                    .RESET (reset),
                                    .IN PORT({15'b0,sw uhdl}),
69
70
                                    .INTERRUPT (rs out),
71
                                    .INTERRUPT ACK (INT ACK),
72
                                    .READ STROBE(),
73
                                    .OUT PORT(tb out),
74
                                    .PORT ID(id out),
75
                                    .WRITE STROBE(write strobe));
76
77
        // Instantiate the loadable registers to load data
78
        // to the output
79
        ld reg
                        reg0
                                   (.clk(clk),
80
                                    .reset(reset),
81
                                    .ld(write led),
82
                                    .D(tb out),
83
                                    .Q(load out));
84
85
        // Instantiate the display controller module
86
        // to display counter Q onto the 7seg display
87
        display controller disp0 (.clk(clk),
88
                                    .reset(reset),
89
                                    .addr(16'b0),
90
                                    .D out(load out),
91
                                    .anode (anode),
92
                                    .a(a), .b(b), .c(c), .d(d),
93
                                    .e(e), .f(f), .g(g);
94
95
     endmodule
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: AISO.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: This is an Asynchronous In Synchronous Out module. The purpose of
11
12
    //
               this module is to synchronize the release of reset. Once the reset button
13
    //
               is released, reset is turned off synchronously.
14
    //
    // In submitting this file for class work at CSULB
15
    // I am confirming that this is my work and the work of no one else.
16
17
    //
    // In submitting this code I acknowledge that plagiarism in student project
18
19
    // work is subject to dismissal from the class.
    20
21
22
    module AISO ( clk , reset , reset sync ) ;
23
       // Input declarations
24
       input
                 clk
                      , reset;
25
26
       // Output declaration
2.7
       output
              wire reset sync;
28
29
       // Wire declarations to interconnect
30
       reg Q1 , Q2 ;
31
       // Sequential block to instantiate two d-flops
32
33
       // As soon as reset go to 1, Q goes to 0, and
34
       // get inverted to output a 1
35
       always @ (posedge clk, posedge reset)
36
          if (reset)
37
             \{Q1, Q2\} \le 2'b0;
38
          else
             \{Q1, Q2\} \leftarrow \{1'b1, Q1\};
39
40
41
       // Assign statement to invert the output to be a 1
42
       assign reset sync = ~Q2;
43
44
    endmodule //end of AISO
45
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
    // File Name: debounce.v
 6
    // Project: Lab 1
 7
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
     // Purpose: The debounce module is a FSM (finite state machine) that waits for
11
12
    //
                the input as well as a tick module instantiated within
13
    //
                itself to determine its next state and output. This module's
14
    //
                purpose is to stablize incoming signals.
15
    //
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module debounce( clk , reset , in , p out ) ;
24
25
       // Input declarations
26
       input clk, reset , in ;
2.7
28
       // Output declaration
29
       output reg p out ;
30
31
       // Register declarations for next state and present state
32
       reg [2:0] n state , p state ;
33
       reg
                  n out ;
34
35
       // Wire declaration for tick which is a determine factor
36
       // for the FSM
                  tick ;
37
       wire
38
39
40
       // Instantiation of the ticker to generate a 10ms pulse
41
       ticker tick0 (.clk(clk),
42
                     .reset(reset),
43
                     .tick(tick));
44
45
       // Sequential block for state register. When reset is on,
       // present state and output is 0. When it's off, present
46
47
       // state and outputnget next state and output
48
       always @( posedge clk , posedge reset )
49
          if (reset)
50
             {p state , p out} <= {3'b000, 1'b0};
51
52
          else
53
             {p state , p out} <= {n state, n out};</pre>
54
55
       // Next state and Output logic block. A case statement based on
       // the present state, in, and tick to determine where the FSM
56
57
       // should go for its next state and output.
```

```
58
        always @ (*)
59
          begin
60
           casex({ p state , in , tick })
61
62
              // First four states of the FSM. The FSM moves forward when
              // input is 1 and tick is 1. When input is 0, it will go back
63
              // to state 0. When input is 1 and tick is 0, it will loop to
64
65
              // itself
              {3'b000 , 1'b1 , 1'bx} : {n state, n out} = {3'b001, 1'b0};
66
              {3'b001, 1'b1, 1'b1} : {n state, n out} = {3'b010, 1'b0};
67
              {3'b010 , 1'b1 , 1'b1} : {n state, n out} = {3'b011, 1'b0};
68
69
              {3'b011 , 1'b1 , 1'b1} : {n state, n out} = {3'b100, 1'b0};
70
71
              // Last four states of the FSM. The FSM moves forward when
72
              // input is 0 and tick is 1, When the input is 1, it will
73
              // go back to state 4. When input is 0 and tick is 0, it will
              // loop back to itself
74
75
              {3'b100 , 1'b0 , 1'bx} : {n state, n out} = {3'b101, 1'b1};
76
              {3'b101 , 1'b0 , 1'b1} : {n state, n out} = {3'b110, 1'b1};
77
              {3'b110 , 1'b0 , 1'b1} : {n state, n out} = {3'b111, 1'b1};
              {3'b111 , 1'b0 , 1'b1} : {n_state, n_out} = {3'b000, 1'b1};
78
79
              // Default cases
80
              {3'b0xx, 1'b0, 1'bx} : {n state, n out} = {3'b000, 1'b0};
81
82
              {3'b1xx, 1'b1, 1'bx} : {n state, n out} = {3'b100, 1'b1};
83
              default: {n state, n out} = {p state, p out};
84
85
              endcase
86
           end
87
88
     endmodule // end of debounce
89
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: ticker.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: The ticker intakes in the default clock frequency and generate a
11
12
    //
               10 ms clock.
13
    //
14
    // In submitting this file for class work at CSULB
    // I am confirming that this is my work and the work of no one else.
15
16
    //
17
    // In submitting this code I acknowledge that plagiarism in student project
18
    // work is subject to dismissal from the class.
19
    20
    module ticker( clk , reset , tick ) ;
21
       // Input declarations
22
       input
                  clk , reset ;
23
       // Output declarations
24
25
       output
                  tick ;
26
2.7
       // Register to hold values for D and count
28
       reg [19:0] count , D ;
29
30
       // Tick goes high if count counts up to 999,999 in decimal
31
       assign tick = (count == 20'd999 999);
32
33
       // If tick goes high, reset D. If tick is not yet high,
34
       // continue to increment D
35
       always @ (*)
36
          if (tick)
37
             D = 20'b0;
38
          else
39
             D = count + 20'b1;
40
41
       // If reset goes high, count goes 0. Else count gets D for
42
       // incrementing
       always @ (posedge clk, posedge reset)
43
44
          if (reset)
45
             count <= 20'b0;
46
          else
47
             count <= D;
48
49
    endmodule // end of ticker
50
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: posedge detect.v
    // Project: Lab 1
 7
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: The positive edge detect module is designed to detect a positive edge
11
12
    //
               input and then returns a one-shot pulse output. If the input is HIGH
13
    //
               for first and second clock period, it will output a high one
14
    //
               clock period.
    //
15
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
    module posedge detect(clk , reset , in , ped ) ;
23
24
       // Input declarations
25
       input clk , reset ;
26
       input in ;
2.7
28
       // Output declarations
29
       output wire ped;
30
       // Reg declarations
31
32
       reg Q1, Q2;
33
34
       // if reset asserted clear Q1/2 registers
35
       always @ (posedge clk, posedge reset)
36
          if(reset)
37
             \{Q1, Q2\} \le 2'b0;
38
          else
39
             \{Q1, Q2\} \le \{in, Q1\};
40
41
42
       assign ped = Q1 \& \sim Q2;
43
44
    endmodule // end of positive edge detect
45
```

```
1
     `timescale 1ns / 1ps
 2
    3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: rs flop.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: The RS flop module has R and S as inputs to determine the Q output.
11
12
    //
               Different values for R and S allow the flop to output different
13
    //
               values for Q. When both signals are on, a don't-care is used so it
14
    //
               doesn't matter what value is passed to Q.
    //
15
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module rs flop(clk, reset, r, s, Q);
24
25
       // Input and output declarations
26
       input
                 clk, reset, r,s;
27
       output reg Q;
28
29
       // Sequential block to determine value for Q output
30
       always @ (posedge clk, posedge reset)
31
          if(reset)
             Q <= 1'b0;
32
33
          else begin
34
35
          // Case statement for S and R inputs
36
             casex({s,r})
               2'b00 : Q <= Q;
37
38
               2'b01 : Q <= 1'b0;
39
               2'b10 : Q <= 1'b1;
               2'b11 : Q <= 1'bx;
40
41
               default: Q <= 1'b0;</pre>
42
             endcase
43
          end
44
    endmodule // end of R S module
```

```
1
     `timescale 1ns / 1ps
 2
    3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
    // File Name: ld reg.v
 6
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
 9
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
    //
10
    // Purpose: The loadable register module produces a one-bit load signal. It is a
11
12
    //
               high-active signal. When asserted, D datat gets loaded into Q. When
13
    //
               deasserted, Q retains the same data.
14
    //
    // In submitting this file for class work at CSULB
15
    // I am confirming that this is my work and the work of no one else.
16
17
    //
    // In submitting this code I acknowledge that plagiarism in student project
18
19
    // work is subject to dismissal from the class.
20
    21
    module ld reg(clk, reset, D, Q, ld);
22
23
       // Input and Output declarations
24
       input
                       clk, reset, ld;
25
       input
                [15:0] D;
26
       output reg [15:0] Q;
2.7
28
       // Sequential block for to read the load signal
29
       // When load is active, Q gets D, or else Q gets Q
30
       always @(posedge clk, posedge reset)
31
          if(reset)
            Q \le 16'b0;
32
33
          else begin
34
            if(ld)
35
               Q \ll D;
36
            else
37
               Q <= Q;
38
          end
39
    endmodule
40
```

```
timescale 1ns / 1ps
 1
 2
    3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: display controller.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
     // Purpose: This is the display controller module used to tie all the features of
11
12
    //
                the display controller in Lab 4 together. This module implements and
13
    //
                instantiates the pixel controller, ad mux(8-1-Mux), and
14
    //
                Hex to 7seg module.
15
    //
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module display controller(clk, reset,addr, D out, anode, a, b, c, d, e, f, g);
24
25
        // Input declarations
26
        input
                     clk , reset ;
27
        input [15:0] addr ;
28
        input [15:0] D out ;
29
30
        // Output declarations
31
        output [7:0] anode;
32
        output
                    a, b, c, d, e, f, g;
33
34
        // Temp wires to pass binary data from module to modules
35
             [2:0] S;
        wire
36
             [3:0] mux wire;
        wire
37
38
       // Instantiate Pixel Controller
       // A Finite State Machine (FSM) counting up states
39
40
       // and outputs a select variable(S) that sends
       // 3-bits of data to the 8-1 mux module to perform data selection on
41
42
       // which inputs are to be selected in order to be represented on the display
43
        pixel controller controller0 (.clk(clk),
44
                                     .reset(reset) ,
45
                                     .S(S) ,
46
                                     .anode(anode));
47
48
        // Instantiates an address mux that sends 4-bit value to the 7 segment
49
        // module. This 8-1 mux sends a nibble(4-bits) to the
50
        // Hex to 7seg module to choose the correct segments to display on the board
51
        ad mux
                        mux0
                                    (.addr(addr),
52
                                     .S(S) ,
53
                                     .D out(D out) ,
54
                                     .ad out(mux wire));
55
56
57
        // Instantiate the hex to 7 segment to display the values onto the board
```

Fri Sep 20 21:14:31 2019

display_controller.v

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
    // File Name: pixel controller.v
 6
    // Project: Lab 1
 7
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: This module is a FSM which has 3 parts:
11
12
    //
               the next state output, state register, and the output
13
    //
               combo. Since this is an Moore FSM, it will go
14
    //
               from S0 to S7 with its corresponding outputs for anode and S (select).
15
    //
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module pixel controller(clk, reset, S, anode );
24
25
            // Inputs, outputs, and register declarations
26
            input
                           clk , reset ;
2.7
            output reg [7:0] anode;
28
29
            // S value selects a value which will be assign to Y
30
            output reg [2:0] S;
31
32
            // Present state and next state
33
                      [2:0] pState, nState;
34
35
            // Clock wire to divide down the clock
36
            wire clk out;
37
38
            // Instantiate pixel clock to divide the default clock of 100MHz to 480Hz
39
            // The reason for using a divided clock is to refresh the 7Segments on the
            // FPGA board
40
41
            pix ticker
                            clk0
                                       (.clk(clk),
42
                                        .reset(reset),
43
                                        .tick(clk out));
44
45
            /******NEXT STATE COMBINATIONAL LOGIC******
46
            * This FSM sets a new state based on what the
47
            * present state is.
                   ***********
48
49
            always@ (pState) begin
50
               case ({pState,clk out})
                   4'b000 0: nState = 3'b000;
51
52
                   4'b000 1: nState = 3'b001;
53
                   4'b001 0: nState = 3'b001;
54
55
                   4'b001 1: nState = 3'b010;
56
                   4'b010 0: nState = 3'b010;
57
```

endmodule // end of pixel controller

112

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
    // File Name: ticker.v
 6
    // Project: Lab 1
 7
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: The ticker intakes in the default clock frequency and generate a
11
    // 480 Hz clock
12
13
14
    // In submitting this file for class work at CSULB
15
    // I am confirming that this is my work and the work of no one else.
16
    //
17
    // In submitting this code I acknowledge that plagiarism in student project
18
    // work is subject to dismissal from the class.
19
    20
    module pix ticker(clk, reset, tick);
21
22
       // Input declarations
23
       input clk, reset;
24
25
       // Output declarations
26
       output wire tick;
2.7
28
       // Reg to hold values for count and D
29
       reg [17:0] count, D;
30
31
       // Tick goes high if count counts up to 208 334 in decimal
       assign tick = count == 18'd208334;
32
33
34
       // If tick goes high, reset D. If tick is not yet high,
35
       // continue to increment D
36
       always @(*)
37
          if (tick)
38
             D = 18'b0;
39
40
             D = count + 18'b1;
41
42
       // If reset goes high, count goes 0. Else count gets D for
43
       // increment
44
       always @ ( posedge clk, posedge reset)
45
          if (reset)
46
             count <= 18'b0;
47
          else
48
             count <= D;
49
50
    endmodule
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: ad mux.v
    // Project: Lab 1
 7
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: This mux will select what D out will be, based
11
12
    //
                on the select signal which comes from the pixel controller
13
    //
               to display a hex value from 0 to F. The S is controlled
14
    //
               by what anode is active at the time.
    //
15
    // In submitting this file for class work at CSULB
16
17
    // I am confirming that this is my work and the work of no one else.
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
23
    module ad mux(addr, S, D out, ad out);
24
25
       // Select chooses which input will be assigned to the output
26
       input
                 [2:0] S;
2.7
28
       // Address input holds 4 sets of 4 bits
29
                 [15:0] addr;
       input
30
       // The 16-bit input has 4 bits for every data
31
32
       input
                 [15:0] D out;
33
34
       // The output carries the addr based on the value of S
35
       output reg [3:0] ad out;
36
       // Always block is executed based on any changes from S, D out
37
38
       // and/or addr. The case statement is solely based on the value
39
       // of S.
40
       always @ (S, D out, addr)
41
          begin
42
             case (S)
43
44
                // anode[0], lowest nibble of data out of the RAM
45
                3'b000: ad out = D out [3:0];
46
47
                // anode[1], the next nibble of data out of RAM
48
                3'b001: ad out = D out [7:4] ;
49
50
                // anode[2], the next nibggle of data out of RAM
51
                3'b010: ad out = D out [11:8];
52
53
                // anode[3], the highest nibble of data out of RAM
                3'b011: ad out = D out [15:12] ;
54
55
56
                // anode[4], the lowest nibble of the address location
                3'b100: ad out = addr [3:0];
57
```

```
ad_mux.v
 58
 59
                   \//\ anode[5], the next nibble of the address location
                   3'b101: ad out = addr [7:4];
 60
 61
                   \//\ anode[6], the next nibble of the address location
 62
                   3'b110: ad out = addr [11:8];
 63
 64
                   // anode [7], the higest nibble of the address location
 65
                   3'b111: ad out = addr [15:12];
 66
 67
                  // default case for hex to be 0
 68
 69
                   default: ad_out = 4'h0;
 70
 71
                endcase // end of case statement
 72
             end // end of always block
 73
 74
 75
       endmodule // end of 8-1 mux
```

```
1
     `timescale 1ns / 1ps
    2
 3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: hex to 7seg.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
10
    //
    // Purpose: This hex to 7Seg module essentially takes in a four-bit(nibble) input,
11
12
    //
               converts the input information by selecting the correct corresponding
13
    //
               segments (a-g) on the seven segment LED display in order to represent
14
    //
               that four-bit input integer. This method was completed by using
    //
               case-statements for all of the appropriate four-bit input options
15
16
               from 0-F and assigning the correct values of a-g to later display.
    //
17
    //
               A 0 is on and a 1 is off for the LED segments.
    //
18
19
    // In submitting this file for class work at CSULB
20
    // I am confirming that this is my work and the work of no one else.
21
    // In submitting this code I acknowledge that plagiarism in student project
22
23
    // work is subject to dismissal from the class.
    24
25
26
    module hex to 7seg(hex, a, b, c, d, e, f, g);
27
28
       // Input and output declarations
29
       input
               [3:0] hex ;
30
       output reg
                      a, b, c, d, e, f, g;
31
32
       always @ (hex)
33
34
          /************
          * The four-bit hex input from O-F is specified
35
36
          * by 4'h0 to 4'hF. The case statement is used to
          * decode each hex value in order to choose the
37
3.8
          * correct LED is on for that specific hex value.
          ****************
39
40
          case(hex)
41
42
             // 7-segment display for 0-3
             4'h0: \{a, b, c, d, e, f, g\} = 7'b0000001; // 0
43
             4'h1: {a, b, c, d, e, f, g} = 7'b1001111; // 1
44
             4'h2: {a, b, c, d, e, f, g} = 7'b0010010; // 2
45
             4'h3: {a, b, c, d, e, f, g} = 7'b0000110; // 3
46
47
48
             // 7-segment display for 4-7
49
             4'h4: {a, b, c, d, e, f, g} = 7'b1001100; // 4
50
             4'h5: {a, b, c, d, e, f, g} = 7'b0100100; // 5
             4'h6: {a, b, c, d, e, f, g} = 7'b0100000; // 6
51
52
             4'h7: {a, b, c, d, e, f, g} = 7'b0001111; // 7
53
             // 7-segment display for 8-B
54
55
             4'h8: {a, b, c, d, e, f, g} = 7'b00000000; // 8
             4'h9: {a, b, c, d, e, f, g} = 7'b0000100; // 9
56
             4'hA: \{a, b, c, d, e, f, g\} = 7'b0001000; // A
57
```

```
Hex_to_7Seg.v
 58
                 4'hB: \{a, b, c, d, e, f, g\} = 7'b1100000; // B
 59
                 // 7-segment display for C-F
 60
                 4'hC: {a, b, c, d, e, f, g} = 7'b0110001; // C
 61
                 4'hD: \{a, b, c, d, e, f, g\} = 7'b1000010; // D
 62
                 4'hE: {a, b, c, d, e, f, g} = 7'b0110000; // E
 63
 64
                 4'hF: {a, b, c, d, e, f, g} = 7'b0111000; // F
 65
                 // default display if other cases do not apply
 66
 67
                 default: {a, b, c, d, e, f, g} = 7'b0110111;
 68
 69
             endcase // endcase
 70
```

endmodule // end of hex to7seg module

71

```
1
     `timescale 1ns / 1ps
 2
 3
     module tramelblaze top tb;
 4
 5
        // Inputs
 6
        req CLK;
 7
        reg RESET;
 8
        reg [15:0] IN PORT;
 9
        reg INTERRUPT;
10
        // Outputs
11
        wire [15:0] OUT PORT;
12
13
        wire [15:0] PORT ID;
14
        wire READ STROBE;
        wire WRITE STROBE;
15
        wire INTERRUPT ACK;
16
17
18
        // Instantiate the Unit Under Test (UUT)
19
        tramelblaze top uut (
20
            .CLK(CLK),
21
           .RESET (RESET),
22
            .IN PORT(IN PORT),
23
            .INTERRUPT (INTERRUPT),
            .OUT PORT (OUT PORT),
24
            .PORT ID (PORT ID),
25
            .READ STROBE (READ STROBE),
26
27
            .WRITE STROBE (WRITE STROBE),
28
            .INTERRUPT ACK (INTERRUPT ACK)
29
        );
30
31
        always #5 CLK = ~CLK;
32
33
        initial begin
34
           // Initialize Inputs
35
           CLK = 0;
           RESET = 1;
36
           IN PORT = 0;
37
38
           INTERRUPT = 0;
39
40
           // Wait 100 ns for global reset to finish
41
            #100 RESET = 0;
42
           repeat(10)
43
              begin
               #100
44
45
               @(posedge CLK)
               INTERRUPT = 1;
46
47
               @(posedge INTERRUPT ACK)
48
               INTERRUPT = 0;
49
               end
50
           // Add stimulus here
51
52
53
        end
54
55
     endmodule
56
```

```
1
     `timescale 1ns / 1ps
 2
    3
    // This document contains information prorietary to the CSULB student that created
    // the file - any reuse without adequate approval and documentation is prohibited
 4
 5
    //
 6
    // File Name: top level tb.v
 7
    // Project: Lab 1
 8
    // Created by <Zachery Takkesh> on <September 23, 2019>
    // Copright @ 2019 <Zachery Takkesh>. All rights reserved
 9
    //
10
    // Purpose: This is the top level module testbench. It provides the top level module
11
12
    // with a stimulus; clk, reset, db but, sw uhdl and wait for the TramelBlaze
1.3
    // to do the increment/decrement of data.
14
    //
    // In submitting this file for class work at CSULB
15
    // I am confirming that this is Tramel's testbench represented on his instruction
16
17
    // video.
    //
18
19
    // In submitting this code I acknowledge that plagiarism in student project
20
    // work is subject to dismissal from the class.
    21
22
    module top level tb;
23
24
       // Inputs
25
       reg clk;
26
       reg reset but;
27
       reg db but;
28
       reg sw uhdl;
29
30
       // Outputs
       wire [7:0] anode;
31
32
       wire a;
33
       wire b;
34
       wire c;
35
       wire d;
36
       wire e;
37
       wire f;
38
       wire g;
39
40
       // Instantiate the Unit Under Test (UUT)
       top level uut (
41
42
          .clk(clk),
43
          .reset but (reset but),
44
          .db but(db but),
45
          .anode (anode),
46
          .sw uhdl(sw uhdl),
47
          .a(a),
48
          .b(b),
49
          .c(c),
50
          .d(d),
51
          .e(e),
          .f(f),
52
53
          .g(g)
54
       );
55
       always #5 clk = ~clk;
56
       initial begin
          // Initialize Inputs
57
```

```
58
           clk = 0;
59
           reset but = 1;
60
           db but = 0;
           sw uhdl = 0; // This value depends since the TramelBlaze
61
62
                     // take quite long to execute an instruction.
                     // Set as 0 to start decrement or 1 to start increment
63
64
65
           // Wait 100 ns for global reset to finish
           #100 reset but = 0;
66
67
           // Wait 1000ns to turn on debounce
68
69
           #1000
70
           db but = 1;
71
           repeat(10) begin // Repeat this 10 times
72
           db but = 1;
73
            #40\ 000\ 000\ db\ but = 0;
            #40\ 000\ 000\ db\ but = 1;
74
75
76
           end
77
78
           \#1000 // Wait 1000ns to turn db off
79
           db but = 0;
80
           sw uhdl = 1;
81
           repeat(10) begin // Repeat this 10 times
82
           db but = 1;
            \#40\ 000\ 000\ db\ but = 0;
83
            #40\ 000\ 000\ db\ but = 1;
84
85
           end
86
87
        end
88
89
     endmodule
90
91
```