



CECS 460 Fall 2019 Project 1

John Tramel


Zachery Takkesh -015656509

Purpose: The project is a review of the topics covered in 201, 301, and 361 while introducing the TramelBlaze.

Project one introduces the TramelBlaze processor designed by Professor John Tramel. The TramelBlaze is a 16-bit processor core designed to emulate the Xilinx PicoBlaze for use on the Nexys 4 DDR Artix-7 FPGA. Tramelblaze written in Verilog and is comprised of multiple functional blocks; the first being general-purpose registers. There are 16, 16-bit wide registers. There are three memory blocks within the TramelBlaze architecture: scratch RAM, stack RAM, and instruction ROM. The instruction ROM is 4096x16 and it provides a storage for instructions for the assembler and is loaded with the COE file compiled from the Trambler python script. The scratchpad ram is 512x16 and it stores copies of the contents to registers and fetches copies content of the RAM to registers; the stack RAM is 128x16 and its purpose is to track return address for subroutines and interrupt handling. For Project 1, the assembly code is modified according to Tramel's youtube video on the TramelBlaze. When an interrupt occurs, the processor will complete the instructions, fetch the instructions at 0x0FFE and then execute it.

Many modules are re-used from Project 1 of 361: aiso, debounce, ticker, ped(positive edge detect), and display controller. Two new modules are the RS flop and a loadable register. The RS flop intakes two 1-bit wide R and S values and they determine which value to pass into Q. When both are 0's, Q retains its value; when S is 1 and R is 0, Q gets 1, when S is 0 and R is 1 then Q gets 0; . Loadable register accepts in a load signal and that 1-bit wide signal allows Q to get inputted data or retain the current data. The outputted data then is displayed on the seven-segment display. For the demonstration, when the switch 0 is up, pressing the debounce button(P18) increments and the 7-segment displays a 16-bit wide number counting upwards. When the switch is down, pressing the debounce button decrements the value displayed.

top_level:1



top_level

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: top_level.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This is the top level module to the counter that utilizes the
12 //           tramelblze for its functionality. For project 1, we are using the
13 //           tramel blaze to instantiate a counter. When sw is up, the counter
14 //           increments. When the switch is down, the counter decrements.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module top_level(clk, reset_but, db_but, anode, sw_uhdl,
24                 a, b, c, d, e, f, g);
25
26     // Input and Output declarations
27     input      clk, reset_but, db_but, sw_uhdl;
28     output [7:0] anode;
29     output      a, b, c, d, e, f, g;
30
31     // Wires declarations to interconnect the instantiated modules
32     wire      reset, pulse, ped, INT_ACK, rs_out, write_strobe, write_led;
33     wire [15:0] tb_out, id_out, load_out;
34
35
36     assign write_led = (id_out == 16'h0001) && write_strobe;
37
38     // Instantiate Asynchronous In Synchronous Out module
39     // to synchronize the release of reset
40     AISO      reset_sync0 (.clk(clk),
41                           .reset(reset_but),
42                           .reset_sync(reset));
43
44     // Instantiate debounce module to generate a stable
45     // signal. Any transition less than 20ms is ignored
46     debounce bounce0      (.clk(clk),
47                           .reset(reset),
48                           .in(db_but),
49                           .p_out(pulse));
50
51     // Instantiate posedge_detect module to detect the
52     // positive edge of the clock
53     posedge_detect ped0    (.clk(clk),
54                           .reset(reset),
55                           .in(pulse),
56                           .ped(ped));
57
```

```
58 // Instantiate the rs_flop to allow Q outputs to be
59 // either 1 or 0
60 rs_flop flop0      (.clk(clk),
61                    .reset(reset),
62                    .s(ped),
63                    .r(INT_ACK),
64                    .Q(rs_out));
65
66 // Instanatiat the TramelBlaze as a processor
67 tramelblaze_top tb0 (.CLK(clk),
68                    .RESET(reset),
69                    .IN_PORT({15'b0,sw_uhdl}),
70                    .INTERRUPT(rs_out),
71                    .INTERRUPT_ACK(INT_ACK),
72                    .READ_STROBE(),
73                    .OUT_PORT(tb_out),
74                    .PORT_ID(id_out),
75                    .WRITE_STROBE(write_strobe));
76
77 // Instantiate the loadable registers to load data
78 // to the output
79 ld_reg      reg0    (.clk(clk),
80                    .reset(reset),
81                    .ld(write_led),
82                    .D(tb_out),
83                    .Q(load_out));
84
85 // Instantiate the display controller module
86 // to display counter Q onto the 7seg display
87 display_controller disp0 (.clk(clk),
88                          .reset(reset),
89                          .addr(16'b0),
90                          .D_out(load_out),
91                          .anode(anode),
92                          .a(a), .b(b), .c(c), .d(d),
93                          .e(e), .f(f), .g(g));
94
95 endmodule
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: AISO.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This is an Asynchronous In Synchronous Out module. The purpose of
12 //           this module is to synchronize the release of reset. Once the reset button
13 //           is released, reset is turned off synchronously.
14 //
15 // In submitting this file for class work at CSULB
16 // I am confirming that this is my work and the work of no one else.
17 //
18 // In submitting this code I acknowledge that plagiarism in student project
19 // work is subject to dismissal from the class.
20 ///////////////////////////////////////////////////////////////////
21
22 module AISO ( clk , reset , reset_sync ) ;
23     // Input declarations
24     input      clk      , reset;
25
26     // Output declaration
27     output  wire  reset_sync;
28
29     // Wire declarations to interconnect
30     reg Q1 , Q2 ;
31
32     // Sequential block to instantiate two d-flops
33     // As soon as reset go to 1, Q goes to 0, and
34     // get inverted to output a 1
35     always @ (posedge clk, posedge reset)
36         if (reset)
37             {Q1, Q2} <= 2'b0;
38         else
39             {Q1, Q2} <= {1'b1, Q1};
40
41     // Assign statement to invert the output to be a 1
42     assign reset_sync = ~Q2;
43
44 endmodule //end of AISO
45
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: debounce.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The debounce module is a FSM (finite state machine) that waits for
12 //           the input as well as a tick module instantiated within
13 //           itself to determine its next state and output. This module's
14 //           purpose is to stablize incoming signals.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module debounce( clk , reset , in , p_out ) ;
24
25     // Input declarations
26     input  clk, reset , in ;
27
28     // Output declaration
29     output reg p_out ;
30
31     // Register declarations for next state and present state
32     reg [2:0]  n_state , p_state ;
33     reg        n_out ;
34
35     // Wire declaration for tick which is a determine factor
36     // for the FSM
37     wire        tick ;
38
39
40     // Instantiation of the ticker to generate a 10ms pulse
41     ticker tick0 (.clk(clk),
42                  .reset(reset),
43                  .tick(tick));
44
45     // Sequential block for state register. When reset is on,
46     // present state and output is 0. When it's off, present
47     // state and outputnget next state and output
48     always @( posedge clk , posedge reset )
49         if (reset)
50             {p_state , p_out} <= {3'b000, 1'b0};
51
52         else
53             {p_state , p_out} <= {n_state, n_out};
54
55     // Next state and Output logic block. A case statement based on
56     // the present state, in, and tick to determine where the FSM
57     // should go for its next state and output.
```

```
58     always @ (*)
59     begin
60         casex({ p_state , in , tick })
61
62         // First four states of the FSM. The FSM moves forward when
63         // input is 1 and tick is 1. When input is 0, it will go back
64         // to state 0. When input is 1 and tick is 0, it will loop to
65         // itself
66         {3'b000 , 1'b1 , 1'bx} : {n_state, n_out} = {3'b001, 1'b0};
67         {3'b001 , 1'b1 , 1'b1} : {n_state, n_out} = {3'b010, 1'b0};
68         {3'b010 , 1'b1 , 1'b1} : {n_state, n_out} = {3'b011, 1'b0};
69         {3'b011 , 1'b1 , 1'b1} : {n_state, n_out} = {3'b100, 1'b0};
70
71         // Last four states of the FSM. The FSM moves forward when
72         // input is 0 and tick is 1, When the input is 1, it will
73         // go back to state 4. When input is 0 and tick is 0, it will
74         // loop back to itself
75         {3'b100 , 1'b0 , 1'bx} : {n_state, n_out} = {3'b101, 1'b1};
76         {3'b101 , 1'b0 , 1'b1} : {n_state, n_out} = {3'b110, 1'b1};
77         {3'b110 , 1'b0 , 1'b1} : {n_state, n_out} = {3'b111, 1'b1};
78         {3'b111 , 1'b0 , 1'b1} : {n_state, n_out} = {3'b000, 1'b1};
79
80         // Default cases
81         {3'b0xx , 1'b0 , 1'bx} : {n_state, n_out} = {3'b000, 1'b0};
82         {3'b1xx , 1'b1 , 1'bx} : {n_state, n_out} = {3'b100, 1'b1};
83         default: {n_state, n_out} = {p_state, p_out};
84
85     endcase
86 end
87
88 endmodule // end of debounce
89
```



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: ticker.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The ticker intakes in the default clock frequency and generate a
12 //          10 ms clock.
13 //
14 // In submitting this file for class work at CSULB
15 // I am confirming that this is my work and the work of no one else.
16 //
17 // In submitting this code I acknowledge that plagiarism in student project
18 // work is subject to dismissal from the class.
19 ///////////////////////////////////////////////////////////////////
20 module ticker( clk , reset , tick ) ;
21     // Input declarations
22     input      clk      , reset ;
23
24     // Output declarations
25     output     tick ;
26
27     // Register to hold values for D and count
28     reg  [19:0] count , D ;
29
30     // Tick goes high if count counts up to 999,999 in decimal
31     assign tick = (count == 20'd999_999);
32
33     // If tick goes high, reset D. If tick is not yet high,
34     // continue to increment D
35     always @ (*)
36         if (tick)
37             D = 20'b0;
38         else
39             D = count + 20'b1;
40
41     // If reset goes high, count goes 0. Else count gets D for
42     // incrementing
43     always @ (posedge clk, posedge reset)
44         if (reset)
45             count <= 20'b0;
46         else
47             count <= D;
48
49 endmodule // end of ticker
50
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: posedge_detect.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The positive edge detect module is designed to detect a positive edge
12 //           input and then returns a one-shot pulse output. If the input is HIGH
13 //           for first and second clock period, it will output a high one
14 //           clock period.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22 module posedge_detect(clk , reset , in , ped ) ;
23
24     // Input declarations
25     input  clk , reset ;
26     input  in  ;
27
28     // Output declarations
29     output wire ped ;
30
31     // Reg declarations
32     reg Q1, Q2;
33
34     // if reset asserted clear Q1/2 registers
35     always @ (posedge clk, posedge reset)
36         if(reset)
37             {Q1, Q2} <= 2'b0;
38         else
39             {Q1, Q2} <= {in, Q1};
40
41
42     assign ped = Q1 & ~Q2;
43
44 endmodule // end of positive edge detect
45
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: rs_flop.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The RS flop module has R and S as inputs to determine the Q output.
12 //          Different values for R and S allow the flop to output different
13 //          values for Q. When both signals are on, a don't-care is used so it
14 //          doesn't matter what value is passed to Q.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module rs_flop(clk, reset, r, s, Q);
24
25     // Input and output declarations
26     input    clk, reset, r,s;
27     output reg Q;
28
29     // Sequential block to determine value for Q output
30     always @ (posedge clk, posedge reset)
31         if(reset)
32             Q <= 1'b0;
33         else begin
34
35             // Case statement for S and R inputs
36             casex({s,r})
37                 2'b00 : Q <= Q;
38                 2'b01 : Q <= 1'b0;
39                 2'b10 : Q <= 1'b1;
40                 2'b11 : Q <= 1'bx;
41                 default: Q <= 1'b0;
42             endcase
43         end
44 endmodule // end of R_S module
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: ld_reg.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The loadable register module produces a one-bit load signal. It is a
12 //           high-active signal. When asserted, D datat gets loaded into Q. When
13 //           deasserted, Q retains the same data.
14 //
15 // In submitting this file for class work at CSULB
16 // I am confirming that this is my work and the work of no one else.
17 //
18 // In submitting this code I acknowledge that plagiarism in student project
19 // work is subject to dismissal from the class.
20 ///////////////////////////////////////////////////////////////////
21 module ld_reg(clk, reset, D, Q, ld);
22
23     // Input and Output declarations
24     input          clk, reset, ld;
25     input          [15:0] D;
26     output reg     [15:0] Q;
27
28     // Sequential block for to read the load signal
29     // When load is active, Q gets D, or else Q gets Q
30     always @(posedge clk, posedge reset)
31         if(reset)
32             Q <= 16'b0;
33         else begin
34             if(ld)
35                 Q <= D;
36             else
37                 Q <= Q;
38         end
39 endmodule
40
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: display_controller.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This is the display controller module used to tie all the features of
12 //           the display controller in Lab 4 together. This module implements and
13 //           instantiates the pixel_controller, ad_mux(8-1-Mux), and
14 //           Hex_to_7seg module.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module display_controller(clk, reset,addr, D_out, anode, a, b, c, d, e, f, g);
24
25     // Input declarations
26     input      clk , reset ;
27     input  [15:0] addr ;
28     input  [15:0] D_out ;
29
30     // Output declarations
31     output [7:0] anode;
32     output      a , b , c , d , e , f , g ;
33
34     // Temp wires to pass binary data from module to modules
35     wire  [2:0] S;
36     wire  [3:0] mux_wire;
37
38     // Instantiate Pixel Controller
39     // A Finite State Machine(FSM) counting up states
40     // and outputs a select variable(S) that sends
41     // 3-bits of data to the 8-1 mux module to perform data selection on
42     // which inputs are to be selected in order to be represented on the display
43     pixel_controller controller0 (.clk(clk) ,
44                                  .reset(reset) ,
45                                  .S(S) ,
46                                  .anode(anode)) ;
47
48     // Instantiates an address mux that sends 4-bit value to the 7 segment
49     // module. This 8-1 mux sends a nibble(4-bits) to the
50     // Hex_to_7seg module to choose the correct segments to display on the board
51     ad_mux      mux0      (.addr(addr) ,
52                            .S(S) ,
53                            .D_out(D_out) ,
54                            .ad_out(mux_wire)) ;
55
56
57     // Instantiate the hex to 7 segment to display the values onto the board
```

```
58     hex_to_7seg     hex7      (.hex(mux_wire),
59                               .a(a) , .b(b) , .c(c) , .d(d) ,
60                               .e(e) , .f(f) , .g(g));
61
62     endmodule // end of display controller module
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: pixel_controller.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This module is a FSM which has 3 parts:
12 //           the next state output, state register, and the output
13 //           combo. Since this is an Moore FSM, it will go
14 //           from S0 to S7 with its corresponding outputs for anode and S (select).
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module pixel_controller(clk, reset, S, anode );
24
25     // Inputs, outputs, and register declarations
26     input          clk , reset ;
27     output reg [7:0] anode;
28
29     // S value selects a value which will be assign to Y
30     output reg [2:0] S;
31
32     // Present state and next state
33     reg          [2:0] pState, nState;
34
35     // Clock wire to divide down the clock
36     wire clk_out;
37
38     // Instantiate pixel clock to divide the default clock of 100MHz to 480Hz
39     // The reason for using a divided clock is to refresh the 7Segments on the
40     // FPGA board
41     pix_ticker      clk0      (.clk(clk),
42                                .reset(reset),
43                                .tick(clk_out));
44
45     /*****NEXT STATE COMBINATIONAL LOGIC*****/
46     * This FSM sets a new state based on what the
47     * present state is.
48     *****/
49     always@ (pState) begin
50         case ({pState,clk_out})
51             4'b000_0:  nState = 3'b000;
52             4'b000_1:  nState = 3'b001;
53
54             4'b001_0:  nState = 3'b001;
55             4'b001_1:  nState = 3'b010;
56
57             4'b010_0:  nState = 3'b010;
```

```

58         4'b010_1:  nState = 3'b011;
59
60         4'b011_0:  nState = 3'b011;
61         4'b011_1:  nState = 3'b100;
62
63         4'b100_0:  nState = 3'b100;
64         4'b100_1:  nState = 3'b101;
65
66         4'b101_0:  nState = 3'b101;
67         4'b101_1:  nState = 3'b110;
68
69         4'b110_0:  nState = 3'b110;
70         4'b110_1:  nState = 3'b111;
71
72         4'b111_0:  nState = 3'b111;
73         4'b111_1:  nState = 3'b000;
74         default:  nState = 3'b000; // default next state is 0
75     endcase // end of case statement
76
77 end // end of next state combo block
78
79 /*****STATE REGISTER*****/
80 * The state register is a simple D_ff. When the reset
81 * is 1, the present state returns to its initial state.
82 * Otherwise, present state is set equal to next state.
83 *****/
84 always@(posedge clk or posedge reset) begin
85     if (reset == 1'b1)
86         pState <= 3'b000;
87     else
88         pState <= nState;
89
90 end // end of state register block
91
92 /*****OUTPUT COMBINATIONAL LOGIC*****/
93 * When the present state is at a specific state the
94 * anodes and S will have an output. anode has 8 bits
95 * and S has 3 bits which is totalled up to be 11 bits.
96 *****/
97 always@ (pState) begin
98     case (pState)
99         3'b000:  {anode, S} = 11'b11111110_000; // anode[0]
100        3'b001:  {anode, S} = 11'b11111101_001; // anode[1]
101        3'b010:  {anode, S} = 11'b11111011_010; // anode[2]
102        3'b011:  {anode, S} = 11'b11110111_011; // anode[3]
103        3'b100:  {anode, S} = 11'b11101111_100; // anode[4]
104        3'b101:  {anode, S} = 11'b11011111_101; // anode[5]
105        3'b110:  {anode, S} = 11'b10111111_110; // anode[6]
106        3'b111:  {anode, S} = 11'b01111111_111; // anode[7]
107        default: {anode, S} = 11'b00000000_000; // default all anode on, S is 0
108    endcase // end of case statement
109
110 end // end of output combo logic
111
112 endmodule // end of pixel_controller

```



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: ticker.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: The ticker intakes in the default clock frequency and generate a
12 // 480 Hz clock
13 //
14 // In submitting this file for class work at CSULB
15 // I am confirming that this is my work and the work of no one else.
16 //
17 // In submitting this code I acknowledge that plagiarism in student project
18 // work is subject to dismissal from the class.
19 ///////////////////////////////////////////////////////////////////
20 module pix_ticker(clk, reset, tick);
21
22     // Input declarations
23     input clk, reset;
24
25     // Output declarations
26     output wire tick;
27
28     // Reg to hold values for count and D
29     reg [17:0] count, D;
30
31     // Tick goes high if count counts up to 208_334 in decimal
32     assign tick = count == 18'd208334;
33
34     // If tick goes high, reset D. If tick is not yet high,
35     // continue to increment D
36     always @(*)
37         if (tick)
38             D = 18'b0;
39         else
40             D = count + 18'b1;
41
42     // If reset goes high, count goes 0. Else count gets D for
43     // increment
44     always @ (posedge clk, posedge reset)
45         if (reset)
46             count <= 18'b0;
47         else
48             count <= D;
49
50 endmodule
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: ad_mux.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This mux will select what D_out will be, based
12 //           on the select signal which comes from the pixel controller
13 //           to display a hex value from 0 to F. The S is controlled
14 //           by what anode is active at the time.
15 //
16 // In submitting this file for class work at CSULB
17 // I am confirming that this is my work and the work of no one else.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22
23 module ad_mux(addr, S, D_out, ad_out);
24
25     // Select chooses which input will be assigned to the output
26     input      [2:0]  S;
27
28     // Address input holds 4 sets of 4 bits
29     input      [15:0] addr;
30
31     // The 16-bit input has 4 bits for every data
32     input      [15:0] D_out;
33
34     // The output carries the addr based on the value of S
35     output reg [3:0]  ad_out;
36
37     // Always block is executed based on any changes from S, D_out
38     // and/or addr. The case statement is solely based on the value
39     // of S.
40     always @ (S, D_out, addr)
41         begin
42             case (S)
43
44                 // anode[0], lowest nibble of data out of the RAM
45                 3'b000: ad_out = D_out [3:0] ;
46
47                 // anode[1], the next nibble of data out of RAM
48                 3'b001: ad_out = D_out [7:4] ;
49
50                 // anode[2], the next nibbble of data out of RAM
51                 3'b010: ad_out = D_out [11:8] ;
52
53                 // anode[3], the highest nibble of data out of RAM
54                 3'b011: ad_out = D_out [15:12] ;
55
56                 // anode[4], the lowest nibble of the address location
57                 3'b100: ad_out = addr  [3:0] ;
```

```
58
59         // anode[5], the next nibble of the address location
60         3'b101: ad_out = addr  [7:4] ;
61
62         // anode[6], the next nibble of the address location
63         3'b110: ad_out = addr  [11:8];
64
65         // anode [7], the highest nibble of the address location
66         3'b111: ad_out = addr  [15:12];
67
68         // default case for hex to be 0
69         default: ad_out = 4'h0;
70
71         endcase // end of case statement
72
73     end // end of always block
74
75 endmodule // end of 8-1 mux
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: hex_to_7seg.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This hex_to_7Seg module essentially takes in a four-bit(nibble) input,
12 //          converts the input information by selecting the correct corresponding
13 //          segments (a-g) on the seven segment LED display in order to represent
14 //          that four-bit input integer. This method was completed by using
15 //          case-statements for all of the appropriate four-bit input options
16 //          from 0-F and assigning the correct values of a-g to later display.
17 //          A 0 is on and a 1 is off for the LED segments.
18 //
19 // In submitting this file for class work at CSULB
20 // I am confirming that this is my work and the work of no one else.
21 //
22 // In submitting this code I acknowledge that plagiarism in student project
23 // work is subject to dismissal from the class.
24 ///////////////////////////////////////////////////////////////////
25
26 module hex_to_7seg(hex, a, b, c, d, e, f, g);
27
28     // Input and output declarations
29     input    [3:0] hex ;
30     output reg    a , b , c , d , e , f , g ;
31
32     always @ (hex)
33
34         /*****
35          * The four-bit hex input from 0-F is specified
36          * by 4'h0 to 4'hF. The case statement is used to
37          * decode each hex value in order to choose the
38          * correct LED is on for that specific hex value.
39          *****/
40         case (hex)
41
42             // 7-segment display for 0-3
43             4'h0: {a, b, c, d, e, f, g} = 7'b0000001; // 0
44             4'h1: {a, b, c, d, e, f, g} = 7'b1001111; // 1
45             4'h2: {a, b, c, d, e, f, g} = 7'b0010010; // 2
46             4'h3: {a, b, c, d, e, f, g} = 7'b0000110; // 3
47
48             // 7-segment display for 4-7
49             4'h4: {a, b, c, d, e, f, g} = 7'b1001100; // 4
50             4'h5: {a, b, c, d, e, f, g} = 7'b0100100; // 5
51             4'h6: {a, b, c, d, e, f, g} = 7'b0100000; // 6
52             4'h7: {a, b, c, d, e, f, g} = 7'b0001111; // 7
53
54             // 7-segment display for 8-B
55             4'h8: {a, b, c, d, e, f, g} = 7'b0000000; // 8
56             4'h9: {a, b, c, d, e, f, g} = 7'b0000100; // 9
57             4'hA: {a, b, c, d, e, f, g} = 7'b0001000; // A
```

```
58      4'hB: {a, b, c, d, e, f, g} = 7'b1100000; // B
59
60      // 7-segment display for C-F
61      4'hC: {a, b, c, d, e, f, g} = 7'b0110001; // C
62      4'hD: {a, b, c, d, e, f, g} = 7'b1000010; // D
63      4'hE: {a, b, c, d, e, f, g} = 7'b0110000; // E
64      4'hF: {a, b, c, d, e, f, g} = 7'b0111000; // F
65
66      // default display if other cases do not apply
67      default: {a, b, c, d, e, f, g} = 7'b0110111;
68
69      endcase // endcase
70
71  endmodule // end of hex_to7seg module
```

```
1  `timescale 1ns / 1ps
2
3  module tramelblaze_top_tb;
4
5      // Inputs
6      reg CLK;
7      reg RESET;
8      reg [15:0] IN_PORT;
9      reg INTERRUPT;
10
11     // Outputs
12     wire [15:0] OUT_PORT;
13     wire [15:0] PORT_ID;
14     wire READ_STROBE;
15     wire WRITE_STROBE;
16     wire INTERRUPT_ACK;
17
18     // Instantiate the Unit Under Test (UUT)
19     tramelblaze_top uut (
20         .CLK(CLK),
21         .RESET(RESET),
22         .IN_PORT(IN_PORT),
23         .INTERRUPT(INTERRUPT),
24         .OUT_PORT(OUT_PORT),
25         .PORT_ID(PORT_ID),
26         .READ_STROBE(READ_STROBE),
27         .WRITE_STROBE(WRITE_STROBE),
28         .INTERRUPT_ACK(INTERRUPT_ACK)
29     );
30
31     always #5 CLK = ~CLK;
32
33     initial begin
34         // Initialize Inputs
35         CLK = 0;
36         RESET = 1;
37         IN_PORT = 0;
38         INTERRUPT = 0;
39
40         // Wait 100 ns for global reset to finish
41         #100 RESET = 0;
42         repeat(10)
43             begin
44                 #100
45                 @(posedge CLK)
46                 INTERRUPT = 1;
47                 @(posedge INTERRUPT_ACK)
48                 INTERRUPT = 0;
49             end
50
51         // Add stimulus here
52
53     end
54
55 endmodule
56
```

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // This document contains information proprietary to the CSULB student that created
4  // the file - any reuse without adequate approval and documentation is prohibited
5  //
6  // File Name: top_level_tb.v
7  // Project: Lab 1
8  // Created by <Zachery Takkesh> on <September 23, 2019>
9  // Copright @ 2019 <Zachery Takkesh>. All rights reserved
10 //
11 // Purpose: This is the top level module testbench. It provides the top level module
12 // with a stimulus; clk, reset, db_but, sw_uhdl and wait for the TramelBlaze
13 // to do the increment/decrement of data.
14 //
15 // In submitting this file for class work at CSULB
16 // I am confirming that this is Tramel's testbench represented on his instruction
17 // video.
18 //
19 // In submitting this code I acknowledge that plagiarism in student project
20 // work is subject to dismissal from the class.
21 ///////////////////////////////////////////////////////////////////
22 module top_level_tb;
23
24     // Inputs
25     reg clk;
26     reg reset_but;
27     reg db_but;
28     reg sw_uhdl;
29
30     // Outputs
31     wire [7:0] anode;
32     wire a;
33     wire b;
34     wire c;
35     wire d;
36     wire e;
37     wire f;
38     wire g;
39
40     // Instantiate the Unit Under Test (UUT)
41     top_level uut (
42         .clk(clk),
43         .reset_but(reset_but),
44         .db_but(db_but),
45         .anode(anode),
46         .sw_uhdl(sw_uhdl),
47         .a(a),
48         .b(b),
49         .c(c),
50         .d(d),
51         .e(e),
52         .f(f),
53         .g(g)
54     );
55     always #5 clk = ~clk;
56     initial begin
57         // Initialize Inputs
```

```
58     clk = 0;
59     reset_but = 1;
60     db_but = 0;
61     sw_uhdl = 0; // This value depends since the TramelBlaze
62                 // take quite long to execute an instruction.
63                 // Set as 0 to start decrement or 1 to start increment
64
65     // Wait 100 ns for global reset to finish
66     #100 reset_but = 0;
67
68     // Wait 1000ns to turn on debounce
69     #1000
70     db_but = 1;
71     repeat(10) begin // Repeat this 10 times
72     db_but = 1;
73     #40_000_000 db_but = 0;
74     #40_000_000 db_but = 1;
75
76     end
77
78     #1000 // Wait 1000ns to turn db off
79     db_but = 0;
80     sw_uhdl = 1;
81     repeat(10) begin // Repeat this 10 times
82     db_but = 1;
83     #40_000_000 db_but = 0;
84     #40_000_000 db_but = 1;
85     end
86
87     end
88
89 endmodule
90
91
```