

Zack Fravel

010646947

Lab 1 : M 4:10 - 5:55 PM

Lab 4 - Simple Datapath

3/7/16

## **Introduction**


The objective of lab 4 was to finally start to put the pieces we have been building together to form a simple datapath, which is the basis for our simple CPU we wish to implement. To do this, we will use the previous ALU and Register file components along with a few more we developed in this lab and others given to us. This was a two part lab, the first part allowing for ADD, ADDi, SUB, SUBi, AND, and OR operations to be performed. In the second part, we added functionality for LW and SW (load word and store word) operations. We were given a test bench and memory file to test our final design.

## **Approach**

Since this was a two week lab, we had two main objectives to complete by the end. The first part was to add our control and sign extend units to allow the first six instruction sets to be able to be implemented. These are our basic arithmetic instructions, along with their immediate counterparts, as well as AND and OR logical. The sign extend unit allows the datapath to take in a four-bit signed number (instruction bits 3:0 or “offset”) and “extend” it into a sixteen-bit signed number. For example, “0011” would become “0000000000000011” and “1000” would become “1111111111111000.” This allows us to ADDi and SUBi. The design for this unit is fairly simple, basically we just took the most significant bit and replicated it twelve times and added it before the rest of the number. The VHDL for my sign\_extend design is attached on the back of this report.

Another main part of this lab was adding a control unit to our datapath. The control unit takes in the opcode for our design ISA, which is instruction bits 15:12. This four bit opcode allows the control unit to, as the name implies, control the datapath to math the specified functionality. Our control unit is comprised of an opcode input and the rest outputs, mostly

std\_logic and a single std\_logic\_vector(1 downto 0). These outputs are the control signals for the required mux's in our design, as well as determine the register load, memory read/write, and of course the function of the ALU. Below is a diagram of the datapath which more clearly shows how the control unit works and changes the datapath. The VHDL is attached to the back. The way it works is basically we created case statements for the different opcode possibilities we want to account for and set the output signals to correctly match the datapath with the instruction.



In order to accommodate load word and store word operations, the data memory unit was given to us. The way the data memory works is it takes in memory from a file in the format of a 256 wide array of 8 bit numbers. The memory stores each 16 bit number we have in two different “memory slots” so when we load or store a word we are accessing 2 of the 256 slots, allowing for storage of 128 different 16 bit values. The memory unit also has a mem\_dump functionality that dumps the contents of the memory to a file.

Finally, in order to put all this together we had to create a top-level entity named system that is used to connect all of our different units together in the layout shown above using port

mapping. The process involved creating signals for all the different outputs that involved in the circuit design so we are able to “wire” them up to each component as necessary. Creating signals for these outputs also allows us to send certain information to multiple units at one time. The system entity has a 16 bit instruction input, as well as clock and reset inputs, and finally the mem\_dump input. The VHDL for my system design is attached in the back. Once this was done, we had a fully functional simple datapath that allows for ADD, ADDi, SUB, SUBi, AND, OR, LW, and SW.

## **Experimentation**


The first part of the lab, getting the first six functions to work, was fairly straight forward and didn’t require much debugging. The most confusing part of the lab was making sure I had not created any duplicate signals or naming errors in connecting all the units correctly in the system entity. The control unit was also a little tricky to get working initially. The main issue I was running into was visualizing the datapath correctly for LW and SW operations. However, after tracing through each instruction it became clear which signals needed to be set to what. The main thing to get right is which path the mux’s are allowing and making sure the ALU is performing immediate addition, because its calculating an address from an immediate value.

Once I worked out all the errors that were giving me false positive results, I was able to run the given test bench and show that the datapath works with the ISA provided as described in the lab.

## **Results**

The test bench given to us initializes the memory to all “11111111” and shows functionality with ADDi, SW, and LW. The test bench adds immediate numbers in registers r3

and r4, stores r3 and r4 in memory slots M[0] and M[4] respectively, does another ADDi to r6, and performs a LW on of r6 to r7 and r0 to r8. Finally, the test bench sets mem\_dump to one and prints the memory contents to a file. The input and output memory files are also attached to the



```

driver : process is
begin
  -- reset the system
  reset <= '0'; instruction <= x"0000"; wait for tick;
  reset <= '1';

  -- ADDI r3, r0, 5 (r3 = 5)
  instruction <= x"4305"; wait for tick;

  -- ADDI r4, r0, 2 (r4 = 2)
  instruction <= x"4402"; wait for tick;

  -- SW r3, 0(r0) (M[0] = 5)
  instruction <= x"C300"; wait for tick;

  -- SW r4, 4(r0) (M[4] = 2)
  instruction <= x"C404"; wait for tick;

  -- ADDI r6, r0, 4 (r6 = 4)
  instruction <= x"4604"; wait for tick;

  -- LW r7, 0(r6) (r7 = 2)
  instruction <= x"8760"; wait for tick;

  -- LW r8, 0(r0) (r8 = 5)
  instruction <= x"8800"; wait for tick;

  -- Dump the final data memory into a file
  mem_dump <= '1';
  wait;
end process driver;

```

back. Below is the simulation waveform results for the test bench.

It can be seen that each time the alu\_op signal changes the operation of the datapath changes as well. This is determined by the opcode in

the instruction set used by our control unit. Along with each different instruction, if you take a

look at the control waveforms you can see the mux and ALU controllers change with each instruction.

## **Conclusion**

The test bench above shows that the simple datapath works as described in the original lab. We have now implemented most of what we need for the ISA, only a few instruction types remain to have a fully functional simple CPU. This lab was useful in showing how we are actually putting all the pieces together and how to create an actual circuit in the design tools. Along with this, the lab also exposed me to the use of case-statements for the control unit, which is very useful for implementing an instruction set.

## VHDL

```

32 entity sign_extend is
33     port (
34         input : in std_logic_vector(3 downto 0);
35         output : out std_logic_vector(15 downto 0)
36     );
37 end entity sign_extend;
38
39 architecture Behavioral of sign_extend is
40
41 begin
42
43     output <= input(3) & input(3) & input(3) & input(3) &
44             input(3) & input(3) & input(3) & input(3) &
45             input(3) & input(3) & input(3) & input(3) &
46             input;
47
48 end Behavioral;
49

```

```

32 entity system is
33     port (
34         reset : in std_logic;
35         clock : in std_logic;
36         instruction : in std_logic_vector(15 downto 0);
37         mem_dump : in std_logic := '0'
38     );
39 end system;
40
41 architecture Behavioral of system is
42
43 -- Alu Signals
44 signal alu_result : std_logic_vector(15 downto 0);
45 -- Control Signals
46 signal aluop : std_logic_vector(1 downto 0);
47 signal alusrc : std_logic;
48 signal regload : std_logic;
49 signal regdest : std_logic;
50 signal readmem : std_logic;
51 signal writemem : std_logic;
52 signal reg_source : std_logic;
53 -- Memory Signals
54 signal mem_data_out : std_logic_vector(15 downto 0);
55 -- Register Signals
56 signal reg_bdata : std_logic_vector(15 downto 0);
57 signal reg_cdata : std_logic_vector(15 downto 0);
58 -- Mux Signals
59 signal alu_mux_f : std_logic_vector(15 downto 0);
60 signal mem_mux_f : std_logic_vector(15 downto 0);
61 signal reg_mux_f : std_logic_vector(3 downto 0);
62 -- Sign Extend Signals
63 signal SE_output : std_logic_vector(15 downto 0);

```

```

66 begin
67
68 connect_alu: entity work.alu_16
69     port map (a => reg_bdata,
70             b => alu_mux_f,
71             sel => aluop,
72             r => alu_result);
73
74 connect_register: entity work.reg_file
75     port map (a_data => mem_mux_f,
76             b_data => reg_bdata,
77             c_data => reg_cdata,
78             a_addr => instruction(11 downto 8),
79             b_addr => instruction(7 downto 4),
80             c_addr => reg_mux_f,
81             load => regload,
82             clear => reset,
83             clk => clock);
84
85 connect_datamemory: entity work.memory
86     generic map ( INPUT => "data_in.mem",
87                 OUTPUT => "data_out.mem")
89     port map (clk => clock,
90             read_en => readmem,
91             write_en => writemem,
92             addr => alu_result,
93             data_in => reg_cdata,
94             data_out => mem_data_out,
95             mem_dump => mem_dump);
96
97 connect_alu_mux: entity work.mux
98     port map (w0 => reg_cdata,
99             w1 => SE_output,
100             s => alusrc,
101             f => alu_mux_f);
102
103 connect_reg_mux: entity work.mux4
104     port map (w0 => instruction(3 downto 0),
105             w1 => instruction(11 downto 8),
106             s => regdest,
107             f => reg_mux_f);
108
109 connect_mem_mux: entity work.mux
110     port map (w0 => mem_data_out,
111             w1 => alu_result,
112             s => reg_source,
113             f => mem_mux_f);
114
115 connect_control: entity work.control
116     port map (opcode => instruction(15 downto 12),
117             alu_src => alusrc,
118             alu_op => aluop,
119             reg_src => reg_source,
120             mem_read => readmem,
121             mem_write => writemem,
122             reg_load => regload,
123             reg_dest => regdest);
124
125 connect_sign_extend: entity work.sign_extend
126     port map (input => instruction(3 downto 0),
127             output => SE_output);
128
129 end Behavioral;

```

```

32 entity control is
33     port(
34         opcode : in std_logic_vector(3 downto 0);
35         alu_src : out std_logic;
36         alu_op : out std_logic_vector(1 downto 0);
37         reg_src: out std_logic;
38         reg_dest:out std_logic;
39         reg_load: out std_logic;
40         mem_read : out std_logic;
41         mem_write : out std_logic
42     );
43 end entity control;
44
45 architecture Behavioral of control is

```

```

62 begin
63     process (opcode) is
64     begin
65         case opcode is
66
67             when x"0" =>                -- ADD ( Rd := Rs + Rt )
68                 alu_op <= "00";
69                 alu_src <= '0';
70
71                 reg_load <= '1';
72                 reg_src <='1';
73                 reg_dest <= '0';
74
75                 mem_read <= '0';
76                 mem_write <= '0';
77
78             when x"4" =>                -- ADD Imm ( Rd := Rs + SignExt(Imm) )
79                 alu_op <= "00";
80                 alu_src <= '1';
81
82                 reg_load <= '1';
83                 reg_src <='1';
84                 reg_dest <= '0';
85
86                 mem_read <= '0';
87                 mem_write <= '0';
88
89             when x"1" =>                -- SUB ( Rd := Rs - Rt )
90                 alu_op <= "01";
91                 alu_src <= '0';
92
93                 reg_load <= '1';
94                 reg_src <='1';
95                 reg_dest <= '0';
96
97                 mem_read <= '0';
98                 mem_write <= '0';
99
100             when x"5" =>                -- SUB Imm ( Rd := Rs - SignExt(Imm) )
101                 alu_op <= "01";
102                 alu_src <= '1';
103
104                 reg_load <= '1';
105                 reg_src <='1';
106                 reg_dest <= '0';
107
108                 mem_read <= '0';
109                 mem_write <= '0';
110
111             when x"2" =>                -- AND ( Rd := Rs and Rt )
112                 alu_op <= "10";
113                 alu_src <= '0';
114
115                 reg_load <= '1';
116                 reg_src <='1';
117                 reg_dest <= '0';
118
119                 mem_read <= '0';
120                 mem_write <= '0';
121
122             when x"3" =>                -- OR ( Rd := Rs or Rt )
123                 alu_op <= "11";
124                 alu_src <= '0';
125
126                 reg_load <= '1';
127                 reg_src <='1';
128                 reg_dest <= '0';
129
130                 mem_read <= '0';
131                 mem_write <= '0';
132
133             when x"8" =>                -- Load Word ( Rd := M[off + Rs] )
134                 alu_op <= "00";
135                 alu_src <= '1';
136
137                 reg_load <= '1';
138                 reg_src <= '0';
139                 reg_dest <= '0';
140
141                 mem_read <= '1';
142                 mem_write <= '0';
143
144             when x"C" =>                -- Store Word ( M[off + Rs] := Rd )
145                 alu_op <= "00";
146                 alu_src <= '1';
147
148                 reg_load <= '0';
149                 reg_src <= '0';
150                 reg_dest <= '1';
151
152                 mem_read <= '0';
153                 mem_write <= '1';
154
155             when others =>              -- Invalid Instruction
156                 alu_op <= "00";
157                 alu_src <= '0';
158
159                 reg_load <= '0';
160                 reg_src <='0';
161                 reg_dest <= '0';
162
163                 mem_read <= '0';
164                 mem_write <= '0';
165
166         end case;
167     end process;
168 Behavioral;

```



## Memory Contents

[illegible]

goes on for 256 lines with “11111111”