# Zack Fravel

010646947

L001 4:10 - 5:55 PM

Lab 1 - Adder, Mux, and Register

2/1/16

#### Introduction

The goal of this lab was to get started with the ISE Design Suite/Xilinx Webpack and learn how to create new projects, compile VHDL code, and run simulations. Once we had a general feel for the program, the assignment for the lab was to write the VHDL code and test benches for a 16 bit adder, a 4:1 mux with 16 bit inputs, and a 16 bit register.

### Approach

The high level design description for this lab is relatively straight forward, since we're dealing with such building-block pieces. We want to design a 16 bit adder, which allows two inputs to be added together using unsigned addition and accounts for overflow. We also want a 4:1 mux using 16 bit inputs, allowing us to transmit different 16 bit chunks of data depending on a selector. Finally the 16 bit register allows us to pass through data depending on the clock cycle.

## **Experimentation**

The experimentation process began with writing VHDL code for each of the three designs. Most of the code we needed to complete the lab was actually given to us in lecture, maybe barring a few lines. The VHDL for all three designs is below.

```
library IEEE;
                                                                                                                                   20 library IEEE;
                                                                    use IEEE STD LOGIC 1164 ALL:
                                                                                                                                   21 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL:
                                                                    -- Uncomment the following library declaration if using
                                                                                                                                        -- Uncomment the following library declaration if using
-- Uncomment the following library declaration if using
                                                                    -- arithmetic functions with Signed or Unsigned values
                                                                                                                                        -- arithmetic functions with Signed or Unsigned values
                                                                    --use IEEE.NUMERIC_STD.ALL;
                                                                                                                                        --use IEEE.NUMERIC STD.ALL;
 --use IEEE.NUMERIC_STD.ALL;
                                                                    -- Uncomment the following library declaration if instant 26 -- Uncomment the following library declaration if instant -- any Xilinx primitives in this code. 28 -- any Xilinx primitives in this code.
        mment the following library declaration if instantiating
                                                                   -- any Xilinx primitives in this code.
-- any Xilinx primitives in this code.
                                                                    --library UNISIM;
                                                                                                                                       --library UNISIM;
--use UNISIM.VComponents.all;
--library UNISIM;
--use UNISIM.VComponents.all;
                                                                    --use UNISIM.VComponents.all;
                                                                                                                                    30
                                                                                                                                    32 entity Register16 is
                                                                      port (resetn, clock: in std_logic;
  D: in std_logic_vector(15 downto 0);
Q: out std_logic_vector(15 downto 0));
                                                                              f: out std_logic_vector(15 downto 0));
         x: in std logic(15 downto 0);
         y: in std_logic(15 downto 0);
s: out std_logic(15 downto 0));
                                                                                                                                    36 end Register16;
                                                                    architecture Behavioral of mux4 is
                                                                                                                                    38 architecture Behavioral of Register16 is
end SixteenBitAdder;
architecture Behavioral of SixteenBitAdder is
                                                                                                                                            process(clock, resetn)
                                                                                                                                    41
   signal sum: std_logic_vector(16 downto 0);
                                                                                                                                               if resetn = '0' then
                                                                           f <= w0 when "00".
   sum <= ('0'&x)+y+cin;
                                                                                                                                               Q <= (others=>'0');
elsif rising_edge(clock) then
                                                                                w1 when "01",
   s <= sum(15 downto 0);
   cout <= sum(16);
                                                                                                                                                 Q <= D;
                                                                                w3 when "11":
                                                                                                                                               end if:
                                                                    end Behavioral;
                                                                                                                                    49 end Behavioral;
```

Most of the knowledge needed for writing these came from Digital Design, since these are pretty basic operations. With the adder, all that was needed was the use of another signal, sum, that is used to temporarily assign the sum so it can be split into an "s" output (sum) and the "cout" output for the carry out. For the mux, a "with \_\_\_ select" was used to change the output depending on the value of the two-bit number "s." Finally, with the register a process was needed. In the process, the compiler looks for changes in both the clock and the resent inputs. If resent = '0' then the output will be redirected to '0.' However, in all other cases and when the clock is on a rising edge, the output is redirected to whatever the value of D is.

Once the VHDL was completed, all of them were able to compile and save with no errors, it was time to create the test bench files for each so the simulation could be run. I ran into an issue with my 16 bit adder, the code compiles with no errors however when I attempt to generate a test bench file, the program doesn't do it properly and I am lost as to what to do from there. However, generating a test bench file for the mux and the 16 bit register was no problem at all. Below are the test benches for the 4:1 mux and the 16 bit register.

```
uut: mux4 PORT MAP (
                                                                                                        -- Instantiate the Unit Under Test (UUT)
                                                                                                        uut: Register16 PORT MAP (
                                                                                                                  resetn => resetn,
             w1 => w1.
                                                                                                                  clock => clock,
             w2 => w2,
w3 => w3,
                                                                                                                  D => D.
                                                                                                                 Q => Q
             f => f
                                                                                                          - Stimulus process
                                                                                                       drive : process
           w0 <= "0000000000000000";
                                                                                                       begin
            w1 <= "00000000111111111";
                                                                                                               D <= "111111100001111111":
           w2 <= "11111111100000000";
w3 <= "111111111111111111";
                                                                                                                clock <= '0';
resetn <= '1';
        wait for tick;
                                                                                                            wait for tick;
            w0 <= "000000000000000000":
                                                                                                                D <= "111111100001111111";
            w0 <- "0000000000000000000;
w1 <= "0000000011111111";
w2 <= "1111111111111111111;
w3 <= "1111111111111111111111;
                                                                                                                clock <= '1':
                                                                                                                resetn <= '1';
                                                                                                            wait for tick;
                                                                                                                D <= "111111100001111111":
        wait for tick;
  w0 <= "0000000000000000";
  w1 <= "000000011111111";
  w2 <= "1111111100000000";</pre>
                                                                                                                clock <= '0';
                                                                                                                resetn <= '1';
                                                                                                            wait for tick;
                                                                                                                D <= "111111100001111111";
                                                                                                                clock <= '1';
        wait for tick;
  w0 <= "0000000000000000";
  w1 <= "000000011111111";
  w2 <= "111111110000000";</pre>
                                                                                                                resetn <= '0';
                                                                                                            wait for tick;
                                                                                                                D <= "111111100001111111";
                                                                                                                clock <= '1':
                                                                                                                resetn <= '1';
                                                                                                            wait for tick;
D <= "111111100001111111";</pre>
                                                                            Results
           w0 <= "0000000000000000000";
w1 <= "000000000111111111";
                                                                                                                clock <= '1';
                                                                                                                resetn <= '1';
            w3 <= "1111111111111111";
                                                                                                       end process drive;
                                                                                                  END:
END:
```

Using the test benches above, I was able to obtain some pretty good waveforms that should demonstrate all the functionality of both the mux and the register. We'll start with the 4:1

16 bit mux.

Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns	80 ns	, J
▼ <b>5</b> s[1:0]	00	00	01	10	11	00	01	10	11	00	$=$ $\times$
1 <sub>6</sub> ըյ	0										
1 <sub>6</sub> [0]	0										
Input											
▶ <b>₩</b> 0[15:0]	0000000000000000					00000	00000000000				
▶ <b>₩</b> 1[15:0]	0000000011111111					00000	00011111111				
▶ <b>₩</b> 2[15:0]	1111111100000000					1111	11100000000				
▶ 🦟 w3[15:0]	1111111111111111					1111	11111111111				
Output											
▼ 🎇 f[15:0]	0000000000000000	(0000000000000)	(0000000011111	1111111100000	(11111111111111111111111111111111111111	00000000000000	0000000011111	1111111100000	111111111111111	0000000000	000
16 [15]	0										
V <sub>o. [14]</sub>	0	:									
V <sub>6</sub> [13]	0										
V <sub>6</sub> [12]	0										
V <sub>6</sub> [11]	0										
V <sub>6</sub> [10]	0										
<b>1</b> 6 [9]	0										
16 [8]	0										
V <sub>6</sub> [7]	0										
<b>U</b> [6]	0										
V <sub>6</sub> [5]	0										
U <sub>6</sub> [4]	0										
V <sub>e</sub> [3]	0										
VI, [2]	0										
<b>U</b> [1]	0										
VI <sub>6</sub> [0]	0										

It can be seen that every 10 ns, the selector, s, changes its value. It goes from "00" to "01" to "10" and finally to "11." If you follow the selector and look at the output below, it can be seen that the output also changes based on the value of the selector signal. Notice that the inputs and outputs are 16 bits. I made the 4 inputs mimic the selector value in 16 bits to more clearly show how the value is changing. This is the full functionality of the 4:1 mux. The test bench shows the full functionality because it goes through a full "cycle" of all possible selector values.

Once the mux was completed it was time to move on to the 16 bit register. A register works similarly to a D-Latch, with the value of a signal D being transmitted through to the output, Q, only on a rising clock edge. This circuit also contains an asynchronous reset input, which makes the output '0' anytime the reset input is also '0.' Below is the waveform digram for the 16 bit register.

	Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns	80 ns	190 ns	100 ns	110 ns
	le resetn	1												
ı	<b>¼</b> clock	0												
ı	Input													
	▶ 🥷 d[15:0]	11111100001:						1111110000	11111					i <b>mar</b>
ı	Output													
	▶ 🧺 q[15:0]	00000000000	(00000000000000	11111100	00111111	<b>(</b>	00000000000000000		11111100	00111111	k	00000000000000000		1111110

It can be observed that whenever "resetn" is set to '0', the value of Q is also set to '0.' However, whenever resetn = '1,' that allows the circuit to pass through the value of D to Q on the next rising clock edge. The value of Q doesn't depend on the clock falling, only a rising edge. Since the reset is asynchronous, the reset does not depend on the rising clock edge.

#### Conclusion

All in all, all three of my designs that allowed testing were functional. The adder I was not able to ever get a test bench file started with because the program did not work properly, I asked for assistance and no one could figure out the problem. The mux and register however work exactly as advertised! This lab was very useful in learning the general workflow of using the ISE lab tools and what is required to fully test an implementation of a circuit design.