

System Synthesis and Modeling (CSCE 3953)

Final Project (Step 3) Report

Zack Fravel

11/9/16

zpfravel@uark.edu

## Report

The third step of the final project was to design an instruction decoder that takes in a 16 bit instruction from the instruction register (IR) and outputs signals necessary for controlling the FSM's that control the signal flow throughout the system depending on the instruction sent. For our system, we have thirteen instructions. The decoder, for each instruction, needs to send out the signals for the FSM's to activate as well as the two parameters for each instruction (final 12 bits). This leaves 4 bits for the opcode, which I encoded as seen in the image on this page. I decided to have my module output the instruction's opcode to the FSM module, along with an associated signal to tell the module which FSM to active, along with the two 6 bit parameters. I am planning on breaking up the operations into four different FSMs for signal path (ALUop, MEMop, IMMop, MOVop) and the signals outputting from my instruction decoder reflect the nature of the four different FSM's purpose. I also synthesized the decoder and included all the verilog, testbench, and waveform images in the report.

// Add	(0001)
// Sub	(0010)
// Not	(0011)
// And	(0100)
// Or	(0101)
// Xor	(0110)
// Xnor	(0111)
// Addi	(1000)
// Subi	(1001)
// Mov	(1010)
// Movi	(1011)
// Load	(1100)
// Store	(1101)

## Verilog/Testbench/Waveforms

```
1 // Zack Fravel
2 // System Synthesis and Modeling
3 // Final Project (Step 3)
4
5 module iDecoder(instruction_in, opcode, ALUop, MEMop, IMMop, MOVop, A, B);
6
7 // Input/Output/Signal Declaration
8     input[15:0] instruction_in; output[3:0] opcode; output reg ALUop;
9     output reg MEMop; output reg IMMop; output reg MOVop; output[5:0] A; output[5:0] B;
10
11 // Architecture
12 always@(instruction_in)
13 begin
14
15     case(instruction_in[15:12])
16
17         4'b0000: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end // Blank
18         4'b0001: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Add   (0001)
19         4'b0010: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Sub   (0010)
20         4'b0011: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Not   (0011)
21         4'b0100: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // And   (0100)
22         4'b0101: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Or    (0101)
23         4'b0110: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Xor   (0110)
24         4'b0111: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Xnor  (0111)
25         4'b1000: begin ALUop = 0; MEMop = 0; IMMop = 1; MOVop = 0; end // Addi  (1000)
26         4'b1001: begin ALUop = 0; MEMop = 0; IMMop = 1; MOVop = 0; end // Subi  (1001)
27         4'b1010: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 1; end // Mov   (1010)
28         4'b1011: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 1; end // Movi  (1011)
29         4'b1100: begin ALUop = 0; MEMop = 1; IMMop = 0; MOVop = 0; end // Load (1100)
30         4'b1101: begin ALUop = 0; MEMop = 1; IMMop = 0; MOVop = 0; end // Store (1101)
31
32         4'b1110: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end
33         4'b1111: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end
34
35     endcase
36
37 end
38
39 assign opcode = instruction_in[15:12];
40 assign A = instruction_in[11:6];
41 assign B = instruction_in[5:0];
42
43 endmodule
```

```

5 `timescale 1ns/1ns
6 module iDecoder_tb();
7
8     // Inputs/Outputs
9     reg[15:0] instruction;
10    wire opcode; wire A; wire B; wire FSM1; wire FSM2; wire FSM3; wire FSM4;
11
12    // Declare Module
13    iDecoder test(instruction, opcode, FSM1, FSM2, FSM3, FSM4, A, B);
14
15    initial
16    begin
17
18        instruction = 16'h0000;
19        #20;
20        instruction = 16'b0001111000000111; // Add
21        #20;
22        instruction = 16'b0010111000000111; // Sub
23        #20;
24        instruction = 16'b0011111000000111; // Not
25        #20;
26        instruction = 16'b0100111000010001; // And
27        #20;
28        instruction = 16'b0101011001100111; // Or
29        #20;
30        instruction = 16'b0110111001100111; // Xor
31        #20;
32        instruction = 16'b0111111001100111; // Xnor
33        #20;
34        instruction = 16'b1000111001100111; // Addi
35        #20;
36        instruction = 16'b1001111001100111; // Subi
37        #20;
38        instruction = 16'b1010111001100111; // Mov
39        #20;
40        instruction = 16'b1011111001100111; // Movi
41        #20;
42        instruction = 16'b1100111001100111; // Load
43        #20;
44        instruction = 16'b1101111001100111; // Store
45        #20;
46        instruction = 16'b0000111001100111; // Blank
47
48    end
49
50 endmodule
51
52

```

