System Synthesis and Modeling (CSCE 3953) Final Project (Step 2) Report

Zack Fravel

11/9/16

zpfravel@uark.edu

Report

Step 2 of the project had us design, simulate, and synthesize our register components as well as the program counter for our RISC microprocessor. looked at the configuration of our system and determined to break this up into four separate modules. The memory address register (MAR) checks if an enable signal is active, if so it latches the data from the bus into its register and continuously outputs its contents to the memory. The memory data register (MDR) is a little more complicated in that it requires two registers internally, one for reading and one for writing to/from memory. So, I have three enable signals, one for reading, writing, and outputting to the bus. When the read signal is high, the register latches in the data it is receiving from memory. When the output enable signal is active, it sends this data through a tri state to the bus. Whenever write enable is active, the other internal register latches the data from the bus and continuously outputs its data to the memory. Finally, the general purpose register (GPR) is a simple read/write register. I have an in-enable signal to allow the register to latch data from the bust, and an outenable signal to allow the tri state buffer to send the register's contents across the bus. All of these registers also check for signal reset and set their contents to 16'h0000.


Last but not least there is the program counter. The program counter is very simple, on reset it sets its internal register to 16'h0000. The counter continuously checks for an increment signal that is generated from the FSM's in the decoding process, upon increment == 1 the counter increments its value by one. It's output is also gated by a tri state buffer. All designs were synthesized successfully, I have included screenshots of delay.


Source Code/Screenshots/Testbench

MAR

₽// Zack Fravel

```
// Zack Fravel
    // System Synthesis and Modeling
                                                            // System Synthesis and Modeling
3
    // Final Project (Step 2)
                                                            // Final Project (Step 2)
4
5
   pmodule MAR(clk, reset, data in, enI, data out);
                                                            `timescale 1ns/1ns
6
                                                            module MAR tb;
7
    // Input/Output/Register Declaration
                                                            // Inputs
8
    input clk; input reset; input[15:0] data_in;
                                                                    reg clk; reg reset; reg[15:0] bus in; reg enI;
9
    input enI; output[15:0] data out;
                                                            // Ouputs
10
    reg[15:0] data;
                                                                    wire data_out;
11
                                                            // Declare module
12
    // Architecture
                                                                    MAR test(clk, reset, bus in, enI, data out);
13
                                                            // Testbench
14
    always@(posedge clk or posedge reset)
                                                                    always #10 clk = ~clk;
15 | begin
16
             if (reset == 1)
                                                                    initial
17
                begin
                                                                    begin
18
                      data <= 16'h0000;
                                                                            clk = 0; reset = 0; bus in = 16'h0000; enI = 0;
19
                end
                                                                            #20; reset = 1;
20
             else
                                                                            #20; reset = 0;
21
                if (enI == 1)
                                                                            #40; bus in = 16'h1111;
                                                                            #20; enI = 1;
22
                      data <= data in;
                                                                            #20; enI = 0;
23
    end
                                                                    end
24
25
             assign data out = data;
                                                            endmodule
26
27
    endmodule
```





MDR

end

endmodule


```
_{
m cers/Meryl/Documents/System} Synthesis and Modeling/Final Project/Step 2/MDR.v (/MDR_tb/test) - Default =
₽// Zack Fravel
// System Synthesis and Modeling
// Final Project (Step 2)
pmodule MDR(clk, reset, data_bus_in, data_bus_out, data_mem_in, data_mem_out, read_en, write_en, out_en);
// Input/Output/Register Declaration
input clk; input reset; input[15:0] data mem in; input[15:0] data bus in; input read en; input write en; input out en
output[15:0] data mem out; output tri[15:0] data bus out;
reg[15:0] read_data;
reg[15:0] write_data;
 // Architecture
always@(posedge clk or posedge reset)
|begin
         if (reset == 1)
            begin
                  read data <= 16'h0000;
                  write data <= 16'h0000;
            end
         else
                  if(read en == 1)
                          read data <= data mem in;</pre>
                  else if (write en == 1)
```

write data <= data bus in;

assign data bus out = (out en) ? read data:16'hzzzz;

assign data_mem_out = write_data;

```
P// Zack Fravel
    // System Synthesis and Modeling
    // Final Project (Step 2)
    `timescale lns/lns
6 pmodule MDR tb;
8
    // Inputs
             reg clk; reg reset; reg[15:0] dataBUS in; reg[15:0] dataMEM in; reg rEN; reg wEN; reg oEN;
9
10
    // Ouputs
11
            wire dataBUS out; wire dataMEM out;
    // Declare module
13
            MDR test(clk, reset, dataBUS_in, dataBUS_out, dataMEM_in, dataMEM_out, rEN, wEN, oEN);
14
    // Testbench
15
16
            always #10 clk = ~clk;
17
            initial
18
19
            begin
20
                     clk = 0; reset = 0; dataBUS in = 16'h0000;
21
                     dataMEM in = 16'h0000; rEN = 0; wEN = 0; oEN = 0;
22
23
                     #20; reset = 1; #20; reset = 0;
24
                     #20; dataBUS in = 16'h1101; dataMEM in = 16'h0010;
25
26
27
                     #40; rEN = 1; #20; rEN = 0;
28
29
                     #20; oEN = 1; #20; oEN = 0;
30
31
                     #40; wEN = 1; #20; wEN = 0;
32
33
             end
34
```







GPR

```
P// Zack Fravel
    // System Synthesis and Modeling
3
    // Final Project (Step 2)
4
5
   pmodule GPR(clk, reset, bus in, inEn, outEn, bus out);
7
    // Input/Output/Register Declaration
8
    input clk; input reset; input[15:0] bus in; input inEn; input outEn;
9
    output tri[15:0] bus out;
10
11
    reg[15:0] data;
12
13
    // Architecture
14
    always@(posedge clk or posedge reset)
15
   | begin
16
             if (reset == 1)
17
                     data <= 16'h0000;
18
             else
19
                     if(inEn == 1)
20
                             data <= bus in;
21
    end
22
23
             assign bus out = (outEn) ? data:16'hzzzz;
24
25
    endmodule
```

```
₽// Zack Fravel
    // System Synthesis and Modeling
    // Final Project (Step 2)
 4
 5
    `timescale 1ns/1ns
 6 pmodule GPR tb;
8
    // Inputs
9
             reg clk; reg reset; reg[15:0] from bus; reg inEn; reg outEn;
10
    // Ouputs
11
            wire to bus;
12
    // Declare module
13
            GPR test(clk, reset, from bus, inEn, outEn, to bus);
14
    // Testbench
15
16
            always #10 clk = ~clk;
17
18
            initial
19
            begin
                     clk = 0; reset = 0; from bus = 16'h0000; inEn = 0; outEn = 0;
20
21
                     #20; reset = 1; #20; reset = 0;
22
23
24
                     #40; from bus = 16'h1111; #20; inEn = 1; #20 inEn = 0;
25
26
                     #20; outEn = 1; #20; outEn = 0;
27
28
             end
29
30
   endmodule
```





Program Counter

```
1 ₽// Zack Fravel
    // System Synthesis and Modeling
    // Final Project (Step 2)
 3
 4
 5 pmodule programCounter(clk, reset, incriment, oTriEn, PC out);
 6
    // Input/Output/Register Declaration
 7
 8 | input clk; input reset; input incriment;
    input oTriEn; output tri[15:0] PC out;
10
    reg[15:0] counter;
11
12
     // Architecture
13
14
     always@(posedge clk or posedge reset)
15 | begin
16
17
             if(reset == 1)
18
                     counter <= 16'h0000;</pre>
19
             else
20
                if(incriment == 1)
21
                     counter <= counter + 1;</pre>
22
23
    end
24
25
             assign PC out = (oTriEn) ? counter:16'hzzzz;
26
27
     endmodule
```

```
₽// Zack Fravel
    // System Synthesis and Modeling
 3
    // Final Project (Step 2)
 4
 5
    `timescale 1ns/1ns
 6 pmodule programCounter tb;
7
8
    // Inputs
9
             reg clk; reg reset; reg incriment; reg oTriEn;
10
    // Ouputs
11
             wire data out;
12
    // Declare module
             programCounter test(clk, reset, incriment, oTriEn, data out);
13
14
    // Testbench
15
16
             always #10 clk = ~clk;
17
18
             initial
19
             begin
20
                     clk = 0; reset = 0; incriment = 0; oTriEn = 0;
21
                     #20; reset = 1;
22
                     #20; reset = 0;
23
                     #20; incriment = 1;
24
                     #20; incriment = 0;
25
                     #20; oTriEn = 1;
26
                     #20; oTriEn = 0;
27
                     #20; incriment = 1;
28
                     #100; incriment = 0;
29
                     #20; oTriEn = 1;
30
                     #20; oTriEn = 0;
31
32
             end
33
34
    lendmodule
```

