System Synthesis and Modeling (CSCE 3953) Final Project (Step 3) Report

Zack Fravel

11/9/16

zpfravel@uark.edu

Report

The third step of the final project was to design an instruction decoder that takes in a 16

bit instruction from the instruction register (IR)			
and outputs signals necessary for controlling the	//	Add	(0001)
and outputs signals necessary for controlling the	//	Sub	(0010)
FSM's that control the signal flow throughout	//	Not	(0011)
the system depending on the instruction sent.	//	And	(0100)
For our system, we have thirteen instructions.	//	Or	(0101)
The decoder, for each instruction, needs to send	//	Xor	(0110)
out the signals for the FSM's to activate as well	//	Xnor	(0111)
as the two parameters for each instruction (final	//	Addi	(1000)
12 bits). This leaves 4 bits for the opcode, which	//	Subi	(1001)
•	//	Mov	(1010)
I encoded as seen in the image on this page. I	//	Movi	(1011)
decided to have my module output the	//	Load	(1100)
instruction's opcode to the FSM module, along	//	Store	(1101)
with an associated signal to tell the module			

which FSM to active, along with the two 6 bit parameters. I am planning on breaking up the operations into four different FSMs for signal path (ALUop, MEMop, IMMop, MOVop) and the signals outputting from my instruction decoder reflect the nature of the four different FSM's purpose. I also synthesized the decoder and included all the verilog, testbench, and waveform images in the report.

Verilog/Testbench/Waveforms

6

2

6

```
1 ₽// Zack Fravel
  // System Synthesis and Modeling
  // Final Project (Step 3)
5 pmodule iDecoder(instruction in, opcode, ALUop, MEMop, IMMop, MOVop, A, B);
  // Input/Output/Signal Declaration
           input[15:0] instruction in; output[3:0] opcode; output reg ALUop;
           output req MEMop; output req IMMop; output req MOVop; output[5:0] A; output[5:0] B;
   // Architecture
   always@(instruction in)
 | begin
           case(instruction in[15:12])
                   4'b0000: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end // Blank
                   4'b0001: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Add
                                                                                            (0001)
                   4'b0010: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Sub
                                                                                             (0010)
                   4'b0011: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Not
                                                                                             (0011)
                   4'b0100: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // And
                                                                                            (0100)
                   4'b0101: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Or
                                                                                            (0101)
                   4'b0110: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Xor
                   4'b0111: begin ALUop = 1; MEMop = 0; IMMop = 0; MOVop = 0; end // Xnor
                                                                                            (0111)
                   4'b1000: begin ALUop = 0; MEMop = 0; IMMop = 1; MOVop = 0; end // Addi
                                                                                            (1000)
                   4'b1001: begin ALUop = 0; MEMop = 0; IMMop = 1; MOVop = 0; end // Subi
                                                                                            (1001)
                   4'b1010: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 1; end // Mov
                                                                                             (1010)
                   4'b1011: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 1; end // Movi
                                                                                             (1011)
                   4'b1100: begin ALUop = 0; MEMop = 1; IMMop = 0; MOVop = 0; end // Load
                                                                                            (1100)
                   4'b1101: begin ALUop = 0; MEMop = 1; IMMop = 0; MOVop = 0; end // Store (1101)
                   4'b1110: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end
                   4'b1111: begin ALUop = 0; MEMop = 0; IMMop = 0; MOVop = 0; end
           endcase
   end
           assign opcode = instruction in[15:12];
           assign A = instruction in[11:6];
           assign B = instruction in[5:0];
  lendmodule
```

```
5 'timescale 1ns/1ns
 6 pmodule iDecoder tb();
7
8
            // Inputs/Outputs
9
            reg[15:0] instruction;
10
            wire opcode; wire A; wire B; wire FSM1; wire FSM2; wire FSM3; wire FSM4;
11
12
            // Declare Module
            iDecoder test (instruction, opcode, FSM1, FSM2, FSM3, FSM4, A, B);
13
14
15
            initial
16 🛊
            begin
17
18
                     instruction = 16'h0000;
19
                     #20;
20
                     instruction = 16'b0001111000000111; // Add
21
                     #20:
                     instruction = 16'b0010111000000111; // Sub
22
23
24
                     instruction = 16'b0011111000000111; // Not
25
                     #20;
26
                     instruction = 16'b0100111000010001; // And
27
                     #20;
                     instruction = 16'b0101011001100111; // Or
28
29
                     #20;
                     instruction = 16'b0110111001100111; // Xor
30
31
32
                     instruction = 16'b0111111001100111; // Xnor
33
                     #20;
34
                     instruction = 16'b1000111001100111; // Addi
35
                     #20;
                     instruction = 16'b1001111001100111; // Subi
36
37
                     #20;
38
                     instruction = 16'b1010111001100111; // Mov
39
                     instruction = 16'b1011111001100111; // Movi
40
41
                     #20;
                     instruction = 16'b1100111001100111; // Load
42
43
                     #20;
                     instruction = 16'b1101111001100111; // Store
44
45
                     #20;
46
                     instruction = 16'b0000111001100111; // Blank
47
48
49
            end
50
51 endmodule
```

■ Wave - Default ====================================														
≨	Msas													
••est/instruction_in	16'b0101011001100111											16'	00001110	01100111
— Outputs ————														
er_tb/test/ALUop	1'b1						\sqcap							
er_tb/test/IMMop	1'b0						\coprod							
r_tb/test/MOVop	1'b0													
r_tb/test/MEMop	1'b0													
■r_tb/test/opcode	4'b0101											4'b	0000	
■ecoder_tb/test/A	6'b011001	6'b	111000)		6'b11	100	1						
	6'b100111	6'b	000111		6 Ł	5100111	1							

<u> </u>																				
■ Wave - Default ====================================														= ''''						
€1 +	Msas																			
••ction_in	16'b101	16	b101	1111	0011	00111								16'b	1100	1110	01100	1111		
■t/opcode	4'hb	4'h	b											4'hc						
■tb/test/A			1110																	
■tb/test/B	6'b100111	6'b	1001	11																
st/ALUop									کیا											
t/IMMop																				
⁴ …t/MOVop	1'h1																			
t/MEMop	1'h0													V)						