Zack Fravel

010646947

Lab 1: M 4:10 - 5:55 PM

Lab 7 - Pipelined CPU

5/2/16

Introduction

The objectives of Lab 7 is to convert the Single-Cycle CPU we completed in lab 6 into a CPU that is implemented using pipelined instruction execution. What this allows us to do is get through our instructions much faster because we will have more than one instruction "in the pipeline" at any given time. This optimizes our CPU and allows us to execute more instructions in less time. However, it's not all positive, with this pipelined design we also assume a few hazards, which we will have to take care of in our implementation.

Approach


The high level implementation of converting our Single-Cycle datapath into a Pipelined datapath is fairly simple. We want to break up our datapath into five phases: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), and Write-back (WB). Each one of these phases in our datapath is broken up by adding a simple generic-width register that was given to us in the lab description. This generic width allows us to set the width of the register in our system entity, since each of our buffers take in different amounts of data.

One thing we need to take into account when dealing with a pipelined datapath is different kinds of hazards. There are three different types of hazards: structural, data, and control hazards. In our lab, we have a few data and control hazards we need to take care of. First of all, because of the way our pipeline is set up, it is possible for the write-back address that we give to the register to complete an operation to change as another instruction moves along the pipeline, causing us to write to the wrong registers. Another thing that can happen is a branch cannot properly execute because we have the next 3 instructions after it already in the pipeline. What we need to do to take care of some of these hazards is add 3 nop instructions (x"0000") after the instructions where we have these issues. The way you figure this out is by looking where we

have RAW (read-after-write) hazards, which would be an instruction using the destination register as an operand or a comparator immediately following the computation of that register.

This is why we need to add nops, because we have actual hardware buffers between instructions.

Below is a diagram of the datapath we are implementing.



Since we are given the buffer VHDL code, the only implementation we need to do is in the system entity as well as changing the instruction_in memory file to accommodate for hazards. The main work was checking the diagram, going through and figuring out which signals I needed to replace with a buffer output signal. With these buffer output signals, the way they're constructed is by concatenating multiple signals together. For example, the first buffer has an input of d <= PC_count_plus_2 & instruction. So, in order to keep track of the signals, I constructed a table that accurately keeps track of which signal goes where within the buffer so it was easier to connect everything in the system entity. I have attached this table to the end of the

report with the instruction_in file. Other than that, the implementation was as simple as going through and changing any signals, for example anywhere I had an "instruction" signal as an input, it needed to be changed to IFID_out(15 downto 0) or whatever bits are necessary. After going through the whole datapath doing this and adding the necessary nops to avoid hazards, that was all that was needed to be done to complete the pipelined datapath.

Experimentation

The difficulty in this lab was not the concepts or the theory involved in the implementation, it was the confusion that could come up very easily because of all these loose signals. Building a table for all the signals was essential in getting this lab correct; without that to keep track of which signal was where, this lab would have been very difficult to complete. For a long time I was trying to run the simulation with the same instruction set we had in Lab 6, which was obviously going to give me some errors as it had not accounted for hazards.

Once I started going through the instruction_in file and changed up the instructions is where I began to actually see the success of the implementation. I went through the code and found where we had RAW data dependancies and added 3 nops. Along with that, I also needed to add some nops after any branch instructions. Once I was here, I still could not figure out why my code was not working, however the final step had not been completed. To finally get everything working, I also had to go through and recount the instructions and change where the branch and jump instructions are pointing to, since adding the nops changed up the instruction addressing a good amount. After changing the branch and jump to their correct destinations, the code executed as it did in Lab 6.

Results

Name		Value	0 ns	20 ns	40 ns	160 ns	80 ns	100 ns	120 ns	140 ns	160 ns 180 ns	200 ns	220 ns	[240 ns	260 ns	280 ns	300 ns
10	reset	1															
18	tlock	1															100
14	mem_dump	1															
18	done	TRUE								FALSE							(TRUE
15	tick	10000 ps								1000	10 ps						
12	run_time	11110								11	10						
	juters																
	registers[0:15]	[00000000000000000,000000000000000000	[00000000000000000000000000000000000000	,00000000000000001,00	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000001,0)([000	000000000000000000000000000000000000000	0000000001,00000000		000([00000)([0000000000	000000,00000000000000000000000000000000	(00000000000000000000000000000000000	00000000000001,0000000	000000000,000000000	000000,00000000000000	01) [0000000000
		0000000000000000									00000000						
	₩ (A)	000000000000000000000000000000000000000								00000000							
	™ (2)	000000000000000									00000000						
		0000000000000000		000000000000000000	X				000000000000000000000000000000000000000	101			X		000000000000000000000000000000000000000		
	™ [4]	000000000000000000000000000000000000000			00000000000000000							000000000000	010				
	™ [5]	000000000000000								00000000	00000000						
		000000000000100				0000000000				X				000000100			
	™ (7)	000000000000101					00000000000				X		00	00000000000101			
	4 [8]	0000000000000101	C				000000000000000000000000000000000000000				X			00000000000000101			
		0000000000000000								00000000							
	₩ [10]	000000000000000	(00000000							
		000000000000000								00000000							
	₩ (1.2)	000000000000000	K								00000000						
		000000000000000								00000000							
		000000000000000								00000000							
	₩ (15)	1111111111111111								000000000000000000000000000000000000000	0						(11111111111)
	mory																
		00000101				1111111			_X				00000101				
	mem[1]	0000000			1	1111111			_X				00000000				
		11111111									1111				-		
		11111111								1111	1111						
		00000010				11111111							00000010				
> <u>**</u>	mem[5]	0000000				11111111			Х_				00000000				
	-74.00	000000001001000000000000000000000000000									00 V00000 V00000 V0						
	4(31:0) 4(31:0)	000000001001100000000000000000000000000									000 (000000 (000000 (0						
-	Q3130j	000000000100011000000000000000000000000	(00000000000)(00	0000X000000X000	dia	000000)(0000	10/000000/0000		00X000000X0000	00	00X000000X000000X0			000000	do/00000_/00	000(00000(0000	00X000000X0X
	d(76:0)	000000001000110000000000000000000	(00000000000000000000000000000000000000					20 /000000 /0000	20 //200000 //2000	00 (000000)/0000	000	*****	(000000 \(0000000 \(0000000000000000000	200000 (000000)/00			20 //200000 //0
	q(76:0)	000000001000110000000000000000000000000									00						
	q/60) REM	000000001000100000000000000000000000000	000000000000000000000000000000000000000		, (ddddd)									J00000	do /mm /m		
		000000001000100000000000000000000000000	(0000000000 Van	0000 V000000 V000	V000000 V000	700 V000000 V0000	00 V000000 V0000	20 V000000 V0000	00 V000000 V0000	00 V000000 V0000	000 (000000 (000000 (0	00000 V000000 V000000	V000000 V000000 V	000000 V000000 V00	000 V000000 V000	200 V000000 V0000	na Vananna Va
		000000001000100000000000000000000000000									900(000000)(000000)(0						
	q(s/x) MWB			(000000)(000	/(000001)(000	/(00000-)(000	, (0000 (000 (000 (000 (000 (000 (000 (/ (000)		/00000/0000			достро достобо)	, (union) (u	, /amm / 000	/0000/0000	
	d(37:0)	000000000000000000000000000000000000000	/ 0000000000000000000000000000000000000	0000 V000000 V00	100 V 00000000000000	0000000000000000	00 \00000000000000000000000000000000000	2000000111111 Vanu	00 V010000 V0110	00 V011100 V1000	000	00000 /001100 /100100	V0000000000000000000000000000000000000	100000 V100100 V00	000000000000000000000000000000000000000	000 \(111111 \)00000	000000000000000000000000000000000000000
	a[37:0]	000000000000000000000000000000000000000									00(100000)(000000000000						
100	troi.		(00000000000000000000000000000000000000	χω.			(000)		Vario Vario	(01100)(011		(001100				, 1111	
	opcode[3:0]	9900	0000 X 0	100 Y 0	000 X 0	100 V 00	00 X	1100 X 01	00 X 1000	X 00	00 / 0111	V 0000	X 1001 X	0000	X 0100 X	0000	
	alu src		0000				_				A 0111	^ 000	V 2001 V		1	0000	
	alu_op[2:0]	000		1			000				V 100	Y		00			
	reg_src	1												-			
	reg_dest	0															
	reg_load	1															
	mem read	0															
	mem write	0															
	branch	0															
	jump																

Below is the simulation waveform diagram for my Pipelined CPU.

It can be seen that, just as in Lab 6, we have all the registers and memory locations set to the values we desire. I included the buffer signals as well, not to keep track of each exact instruction, but to demonstrate that they have different lengths. It can be seen in the MEM/WB buffer there is a 16 bit portion that is undefined until a certain point. This makes sense, as the data_out on the data memory is undefined until the two SW instructions. We have register 7 and 8 = 5 and register 9 = 0.

Conclusion

In conclusion, the pipelined datapath works as intended and we are now able to execute instructions with a little more optimization. This lab was great at teaching how to modify an existing project was well as what goes into a pipelined datapath. I didn't think I'd have to spend as much time messing with the instruction_in file as I did, but turns out that was more than half

the battle! Another useful piece of information I gained was how to do generic implementations, allowing the actual VHDL component creation to be made for many different uses.

Appdx

IF / ID (32 bits)
31 - 16 : PC + 2
15 - 0 : instruction
ID / EX (77 bits)
,(, ,,
76 - 61 : PC + 2
60 - 57 : a_addr
56 - 41 : b_data
40 - 25 : c_data
24 - 9 : SE_output
8 : alusrc
7 - 5 : aluop
4 : branch
3 : readmem
2 : writemem
1 : regsrc
0 : regload
EX / MEM (58 bits)
EXY WENT (SO DILO)
57 - 42 : branch target
41 - 38: a_addr
37 - 22 : alu_result
21 : alu_neq
20 - 5 : reg_c_data
4 : branch
3 : readmem
2 · writemem
2 : writemem
1 : regsrc
1 : regsrc 0 : regload
1 : regsrc 0 : regload MEM / WB (38 bits)
1 : regsrc 0 : regload MEM / WB (38 bits) 37 - 34 : a_addr
1 : regsrc 0 : regload MEM / WB (38 bits) 37 - 34 : a_addr
1 : regsrc 0 : regload MEM / WB (38 bits) 37 - 34 : a_addr 33 - 18 : alu_result
1 : regsrc 0 : regload MEM / WB (38 bits) 37 - 34 : a_addr 33 - 18 : alu_result 17 - 2 : data_mem_out
1 : regsrc 0 : regload MEM / WB (38 bits) 37 - 34 : a_addr 33 - 18 : alu_result