ECE485/585 Final Project

Team 3: Natalie Nguyen, Zack Fravel, Megha Jacob, Karla Barraza Lopez

Cache Design

To access set 0, way 4 of a cache:


Data_Cache[0][4]

```
42
    typedef struct packed {
43
          logic [TagAddr size-1:0] tag;
      logic [LRUsize data-1:0] lru;
45
         MESI States mesi;
46
      } DataCacheLine;
47
48
      DataCacheLine [num_sets-1:0][num_ways_data:0] Data_Cache;
49
50
51
    typedef struct packed {
52
          logic [TagAddr size-1:0] tag;
53
         logic [LRUsize inst-1:0] lru;
54
         MESI States mesi;
55
      } InstructionCacheLine;
56
57
      InstructionCacheLine [num sets-1:0] [num ways inst:0] Instruction Cache;
```

Cache Design

To access set 0, way 4 of a cache:

Data_Cache[0][4]




Code Organization

- Bitbucket used for version control
- File Structure:
 - o /RTL/
 - Contains our SystemVerilog Modules and Top Level Testbench
 - Cache_defs.sv, L1_Cache.sv, trace_parser.sv, tb_top.sv
 - o /STIMULUS/
 - Contains all our test cases to run through the design after compiling
 - Makefile
 - CLI for the user to run desired test cases

Assumptions

- LRU bits count <u>up</u> from (000 to 111)
 - o '000' indicates the most recently used way on the cache line.
 - o '111' indicates the least recently used way on the cache line.
- HIT=0 and HITM =0
- First read or cache hit: State = I -> E; Second read: State = E -> S
 (Read is done by another processor)
- All assumptions given in Final Project Explanation

State Machine



n	Hit/Miss	PS	NS	Display	lst read -> E state
0 - Read req to L1	Hit	M	M		If PS =E, then next_read
data cache		E	S		is done by another processor and NS = S
		S	S		Assuming HIT & HITM =0
		ı	E	Read from L2	
	Miss	M	E	Write to L2 Read from L2	
		E	E	Read from L2	
		S	E	Read from L2	
		I	E	Read from L2	

n	Hit/Miss	PS	NS	Display	First time write is a
1 – Write req to L1 data cache	Hit	M	M		miss & will be a "
uata caciie		E	М		write through policy" ->Write to L2
		S	M		
		I	M	Read for Ownership from L2	else "write-back" policy
	Miss	M	M	Write to L2 Read for Ownership from L2	
		E	M	Read for Ownership from L2	
		S	M	Read for Ownership from L2	
		I	M	Read for Ownership from L2	

n	Hit/Miss	PS	NS	Display	Instrn Cache - Read only -> No M state
2 – Read req to L1 instr cache	Hit	M			
mstr cache		E	S		Assuming HIT & HITM =0
		S	S		
		ı	E	Read from L2	
	Miss	M			
		E	E	Read from L2	
		S	E	Read from L2	
		I	E	Read from L2	

n	Hit/Miss	PS	NS	Display	Comments
3 – Invalidate Command frm L2	Hit	M	I	Return data to L2	PS = E, No Invalidate command from other
		E	I		processor
		S	I		
		I	I		
	Miss	-	-		
4 – Data req frm L2 (RFO)	Hit	M	I	Return data to L2	
		E	I		
		S	I		
		I	I		
	Miss	-	-		
8 – Clear cache and reset	-	M	I	Write to L2	
	-	х	I		

Demonstration

- Run through Scenario 1 and Scenario 2 given in "Final Project Explanation"
- Simulate with assigned .trace file
- Show corner cases and typical operation
 - Typical Operations set0.trace
 - Reset reset.trace
 - Incorrect Commands incorrectCommands.trace and set0.trace

		L	.1 Data	Cache			ted outputs	for I 11	Data (Cach	a (sat	t0 tra	ce) _			
	Set 0	way 0	way 1	way 2	way 3	way 4	teu outputs	101	Jata C	Jacin	(30)	io.tra				
	Tag	100									L1 D	ata Cacl	ne			
0 10000000	LRU bits	000							way 0	way 1	way 2	way 3	way 4	way 5	way 6	w
	MESI	E						Set 0	-		-	-	-	-	wayo	- "
	Tag	100	200				0 60000000	Tag	011	200	300 100	400	500 010	600		-
0 20000000	LRU bits	001	000				0 8000000	LRU bits	M	S	E	S	E	E		-
	MESI	E	E				<i></i>	MESI	100	200	300	400	500	600		
	Tag	100	200				1 30000000	Tag								-
1 10000000	LRU bits	000	001				1 3000000	LRU bits	100	101	000	010	011	001		-
	MESI	М	Е				/	MESI	M	S	M	S	E	E		
	Tag	100	200					Tag	100	200	300	400	500	600	700	
0 20000000	LRU bits	001	000				0 70000000	LRU bits	101	110	001	011	100	010	000	_
	MESI	М	S					MESI	M	S	М	S	E	E	E	┖
	Tag	100	200	300				Tag	100	200	300	400	500	600	700	
0 30000000	LRU bits	010	001	000			0 80000000	LRU bits	110	111	010	100	101	011	001	
	MESI	М	S	E				MESI	М	S	М	S	E	E	E	
	Tag	100	200	300				Tag	100	900	300	400	500	600	700	
0 10000000	LRU bits	000	010	001			1 90000000	LRU bits	111	000	011	101	110	100	010	(
	MESI	М	s	E				MESI	М	М	М	S	E	E	E	
	Tag	100	200	300	400			Tag	100	900	300	400	500	600	700	
0 40000000	LRU bits	001	011	010	000		3 40000000	LRU bits	111	001	100	000	110	101	011	(
	MESI	М	s	E	Е			MESI	М	М	М	- 1	E	Е	E	
	Tag	100	200	300	400	500		Tag	100	900	300	400	500	600	700	8
0 50000000	LRU bits	010	100	011	001	000	4 60000000	LRU bits	111	010	101	001	110	000	100	(
	MESI	М	s	E	E	E		MESI	М	М	М	ı	E	1	E	
	Tag	100	200	300	400	500		Tag	100	900	300	103	500	600	700	
0 40000000	LRU bits	010	100	011	000	001	1 10300000	LRU bits	111	010	101	000	110	001	100	
	MESI	м	s	E	S	E		MESI	M	М	M	M	E	I I	E	

		L1 Instru	iction C	ache	
	Set 0	way 0	way 1	way 2	way 3
	Tag	198			
2 19800000	LRU bits	00			
	MESI	E			
	Tag	198	199		
2 19900000	LRU bits	01	00		
	MESI	E	way 1 way 2		
	Tag	198	199		
2 19900000	LRU bits	01	00		
	MESI	E	S		
	Tag	198	199	201	
2 20100000	LRU bits	10	01	00	
	MESI	E	S	Е	
	Tag	198	199	201	202
2 20200000	LRU bits	11	10	01	00
	MESI	g 198 198 199 198 198 199 198 199 198 198 199 198 188 188 188 188 188 188 188 188 188 188 188 188 188	Е		
	Tag	203	199	201	202
2 20300000	LRU bits	00	11	10	01
	MESI	E	S	Е	Е

Expected outputs for L1 Instruction Cache (set0.trace)

Questions?