

150 S. Hill Ave  
Eco 1 Apt 205  
Fayetteville, Arkansas, 72701

## Zack Fravel

501-519-7667  
zackfravel.com  
mail@zackfravel.com

<b>Education</b>	<b>Bachelor of Science in Computer Engineering</b> University of Arkansas, Fayetteville, AR.	GPA : 3.112   Major GPA : 3.250 Graduation : May 2018
<b>Overview</b>	2+ years experience working with VLSI design tools, VHDL, Verilog, and MIPS Assembly. Programming experience working in Git with Python, C/C++, Java, JS, and HTML. Passionate about psychology, philosophy, and seeking out invigorating creative outlets.	
<b>Engineering Work</b>	<b>Framework for oxDNA Simulation Tools</b> Currently working with a team to develop a user friendly, web based front end for oxDNA, a widely used molecular self assembly simulation software. The website is intended to open up these powerful simulation and visualization tools to researchers who lack a computer science background.  <b>64-point 8-bit Fast Fourier Transform (FFT) Design Project</b> Worked on a semi-custom VLSI design of a 64-point, 8-bit FFT. The project involved using VLSI design tools from Cadence (Virtuoso, Innovus), Synopsys (HSpice, Design Compiler, Primetime STA), and Mentor Graphics (ModelSim, Calibre) in order to synthesize, place, and route the design followed by analysis on timing, area, and power.  <b>Low Power Vedic Multiplier Research</b> Performed research on designing low power CMOS Multiplier circuits using the Urdhva Tiryagbhyam Algorithm found in Vedic Mathematics. I implemented the circuits using structural Verilog and tested their effectiveness in lowering power consumption by synthesizing and comparing power analysis results with shift-add multipliers in Vivado.  <b>Microprocessor Architecture Simulation and Synthesis Projects</b> Worked on two independent projects simulating RISC microprocessors. The first project was a behavioral simulation of a pipelined MIPS architecture in VHDL while the second implemented a bus architecture with custom instructions. The latter was designed using Verilog and fully synthesized with the Synopsys Design Compiler using a 90nm process.  <b>Embedded Systems Terasic Spider Robotics Project</b> Worked with a team on a multi-month project revolving around an Altera FPGA Spider robot. This class was helpful for getting experience with VLSI design tools and FPGAs, designing modules like edge detectors, debouncers, and a Wishbone UART controller.  <b>Android Client/Server Mobile App Software Development</b> Lead user interface developer in a group project dedicated to the design of a mobile app using Android for a cashier service with integrated SQL databases and shopping cart.	
<b>Extracurriculars</b>	<b>Modular Synthesist</b> I have learned an enormous amount about electronics and art though performing local music and visual shows with a eurorack modular synthesizer. My experience with modular synthesizers in a lot of ways opened up my creativity and gave me new insights into the relationship between engineering and the creative process.  <b>KXUA Radio DJ</b> University of Arkansas, Fayetteville (2014 - 2016)	
<b>References</b>	Dr. Matthew Patitz Dr. Jia Di	(479) 575-5590 (479) 575-5728 patitz@uark.edu jdi@uark.edu

## **Curriculum**

### **CSCE Courses**

Programming Foundations (I, II)  
Digital Design  
Computer Organization  
Programming Paradigms  
Software Engineering  
Operating Systems  
System Synthesis and Modeling  
Embedded Systems  
Low Power Digital Systems  
Advanced Digital Design  
Computer Architecture  
Computer Graphics  
Current Applications in Graph Theory (Graduate research course)  
Capstone (I, II)

### **Notable Electives**

Circuits and Electronics  
Abnormal Psychology  
Cognitive Psychology  
Comparative Psychology  
Ethics and the Professions  
Contemporary Ethical Theory