# An introduction to x86-64 assembly language programming from a compiler writer's perspective

#### What is x86-64?

- We'll be using the "x86-64" architecture as our main target:
  - A "64-bit" instruction set
  - First introduced by AMD in around 2000 as an extension of Intel's 32-bit "IA-32" or "x86" instruction set
  - Also known as "AMD64", "Intel64", "x86 64", ...
  - Broadly adopted by:
    - processors from Intel, AMD, Via, ...
    - laptops, desktops, servers, gaming consoles, ...
    - Linux, Mac OS X, Windows, ...

2

#### Other architectures:


- Not to be confused with:
  - IA64: a completely different 64-bit Intel architecture (Itanium)
  - ARM: widely used in phones, tablets, and more
  - IBM Power: used in Xbox 360, PS3, Wii, servers, and more
  - SPARC: used by some of the college's Unix servers
- You won't be able to run x86-64 code directly on a computer that uses one of these alternative instruction sets!

#### **Notes**

- No prior or in-depth knowledge of x86-64 programming will be assumed
- We will only use a small subset of the full instruction set
- If you're looking to become an expert on x86-64 programming, you'll want to look for another class!
- We'll be using the AT&T syntax for x86-64 assembly language rather than the *Intel syntax*. This is the default syntax used by the free GNU tools in Linux, MacOS, and DJGPP or Cygwin on Windows, and others
- For simplicity, I recommend: ssh yourid@linuxlab.cs.pdx.edu (or, on Windows, the equivalent using PuTTY)

4


# A (greatly) simplified view of the x86-64



# Programming for x86-64


- In concrete terms, an x86-64 program is just a collection of byte values (*machine code*)
- Once it has been loaded in to memory, the processor can execute a program by interpreting the byte values as instructions for the processor to act on
- For practical purposes, we will usually write x86-64 programs in a textual format called *assembly language* that is easier to read than the raw byte values
- A compiler that translates assembly language programs in to machine code is called an assembler

#### An assembly code listing .globl pushl %ebp 0001 89E5 mov1 %esp,%ebp pushl 0004 8B5D08 8(%ebp), %ebx 0007 B8000000 movl \$0, %eax # initialize length count in eax 000c EB04 test loop: 000f 83C304 addl \$4. %ebx # and move to next array element (%ebx), %ecx # load array element \$0, %ecx # test for end of array loop # repeat if we're not done ... 0012 8B0B movl cmpl 0017 75F5 jne loop 0019 5B %ebp,%esp popl ret 001c 5D %ebp Assembly code Machine code



x86-64 registers

16-bit registers ("word")



Introduced in 1978 as part of the 8086 architecture

32-bit registers ("double word")

accumulator	 eax	ax	ah	al
base	 ebx	bx	bh	bl
count	 ecx	CX	ch	cl
data	 edx	dx	dh	dl
source index	 esi	si		
destination index	 edi	di		
base pointer	 ebp	bp		
stack pointer	 esp	sp		
Table pointer				

"e" for extended

sometimes referred to as "long word"s Introduced in 1985 as part of the 80386 architecture

#### 64-bit registers ("quad word")

rax		eax	ax	ah	al
rbx		ebx	bx	bh	bl
rcx		ecx	CX	ch	cl
rdx		edx	dx	dh	dl
rsi		esi	si		
rdi		edi	di		
rbp		ebp	bp		
rsp		esp	sp		
r8					
"10" "r" for register					
r10		Intro	ducod i	in 2000	as part
r11	Introduced in 2000 as				
r12		or the	2 X00-0	T al CIII	tecture
r13					
113					
r14					

#### 64-bit registers ("quad word")

rax	eax	ax	ah	al
rbx	ebx	bx	bh	bl
rcx	ecx	CX	ch	cl
rdx	edx	dx	dh	dl
rsi	esi	si		sil
rdi	edi	di		dil
rbp	ebp	bp		bpl
rsp	esp	sp		spl
r8	r8d	r8w		r8b
r9	r9d	r9w		r9b
r10	r10d	r10w		r10b
r11	r11d	r11w		r11b
r12	r12d	r12w		r12b
r13	r13d	r13w		r13b
r14	r14d	r14w		r14b
r15	r15d	r15w		r15b

.

### The 32-bit and 64-bit registers

rax	eax		
rbx	ebx		
rcx	ecx		
rdx	edx		
rsi	esi		
rdi	edi		
rbp	ebp		
rsp	esp		
r8			
r9	We'll mostly just be using 64-bit and 32-bit		
r10	registers		
r11	22 lait na riatana fan Catala i a tayalyaa		
r12	32-bit registers for C-style int values		
r13	64-bit registers for addresses and C-style		
r14	long values		
r15			

#### Special vs. general purpose registers

- rip: the instruction pointer register
- rsp: the stack pointer register
- eflags: the flags register, stores information about the results of the most recent arithmetic or logic instruction
- Other registers can typically be used for any purpose (although some instructions—division, for example—work only with specific registers)

16

x86-64 instructions

#### Instruction format

• A typical x86-64 instruction has the form:

opcode src, dst

what to do input source result destination

- A suffix on the opcode indicates the size of the data that is being operated on:
  - 64-bit values use the suffix **q**(uad word)
  - 32-bit values use the suffix I(ong)
  - 16-bit values use the suffix **w**(ord)
  - 8-bit values use the suffix **b**(yte)

#### Addressing modes

- Register access, reg:
  - %rax: the value in register rax
  - Can typically use any registers except rip and eflags
- Memory access, mem:
  - var: the value in the memory location at address var
  - (%rax): the value in memory at the address in rax
  - 8 (%rax): the value in memory at the address given by adding 8 to the value in rax
- Immediate, immed:
  - \$42: the constant value 42 (decimal; use \$0x2A for hex)
  - \$var: the address of memory location var

19


# Directives for "declaring" variables

```
# put variables in the "data" section
                       # (code usually goes in .text)
        .align 4
                       # make sure address is multiple of 4
                       # Simple variable, initialized to 42
        .global days # A globally accessible array of ints
davs:
        .long 31, 28, 31, 30, 30, 30
                31, 31, 30, 31, 30, 31
        .long
scratch:.space 4*100 # reserve uninitialized space
        .quad
                       # a 64-bit integer (takes 8 bytes)
medium: .long 123
                     # a 32-bit integer (takes 4 bytes)
regular:.short 123 small: .byte 123
                      # a 16-bit integer (takes 2 bytes)
                     # an 8-bit integer (takes 1 byte)
```

20

#### How values are stored in memory

• A double word holds 32 binary digits ("bits") (i.e., 4 bytes)



- 0xBE1A3910 can be interpreted as -1,105,577,712 (signed) or 3,189,389,584 (unsigned)
- Stored in memory with the least significant byte at the lowest address ("little endian"):

```
        stored byte
        0x10
        0x39
        0x1A
        0xBE

        address
        400
        401
        402
        403
```

21

# x86-64 instructions: data movement

22

#### Move instructions

• Copy data from a source to a destination (where X is one of the size suffixes: b,w,1,q):

• Any of the following combinations of arguments is allowed:

```
movX reg, (reg | mem)
movX mem, reg
movX immed, (reg | mem)
```

• Note that you can't move mem to mem in one instruction

#### **Examples**

Suppose that the memory (starting at address 0) contains the following (eight byte) values:



Then

instruction	contents of rax
movq \$24, %rax	24
movq (%rax), %rax	8
movq 24(%rax), %rax	0

#### Zero and sign-extension

• Suppose we want to copy a value from a 16-bit register in to a 32-bit register



- Two common strategies:
  - Zero extension: for unsigned values



Sign extension: for signed values



25

#### Move with sign extension

• Copy from source to larger destination with sign extension:

- $\bullet$  F and T are the "from" and "to" sizes (either b, w, 1, or q)
- Valid combinations: bw, b1, bq, w1, wq, or 1q
- Examples:

```
movsbq %al, %rdi  # byte to quad
movswl %ax, %eax  # word to long
movslq %eax, %rdx  # long to quad
```

26

#### Move with zero extension

• Copy from source to larger destination with zero extension:

- Here, FT is one of the combinations: bw, b1, bq, w1, or wq
- There is no case for lq:
  - In x86-64, <u>every</u> instruction with a 32-bit register destination automatically zero extends the result to fill the associated 64-bit register
  - For example: movl %eax, %ebx sets
    - the lower 32 bits of rbx to the value from eax
    - the upper 32 bits of rbx to zero

27

#### Scaled indexed addressing

- [base] ([reg<sub>1</sub>], reg<sub>2</sub> [, index])
  - a memory operand whose address is the value in reg<sub>1</sub>, plus the specified base constant, plus the value of reg<sub>2</sub> times the index (which must be 1, 2, 4, or 8)
- Any of the parts in [...] can be omitted
- Examples:

(rax,rbx,4) the rbx<sup>th</sup> element in the array of 32-bit words starting at the address in rax

days (,rbx,4) the rbx<sup>th</sup> element in the array of 32-bit words starting at the address days

28

# More examples

Suppose that the memory (starting at address 0) contains the following (eight byte) values:



Then

instruction	rax	rbx
movq \$24, %rax	24	
movq 16(%rax), %rbx	24	2
movq 32(%rax,%rbx,4), %rax	7	2

# The lea (load effective address) instruction

• Load the address of the source operand (must be memory) to a destination (where X is one of the size suffixes: b,w,1,q):

• Can also be used to co-opt the addressing mode circuitry into performing arithmetic operations:

```
leaq 4(%rax),%rax # rax += 4
leal 1(%eax,%eax,2),%eax # eax = 3*eax + 1
leaq 1(%rax,%rax), %rax # rax = 2*rax + 1
leal 4(,%eax,8), %eax # eax = 8*eax + 4
```

• These instructions just do an address calculation and do not attempt to read the data at that address.

#### The exchange instruction

• Exchange data between two locations

• Consider the following instructions in a high-level language:

 If x and y are held in registers, then a "clever enough" compiler can translate this code into a single xchgl instruction

#### The instruction pointer, rip

- The rip register holds the address of the next instruction to be executed
- As the processor reads each instruction, it increments the value in rip by the appropriate number of bytes to point to the following instruction
- This mechanism allows the processor to execute a sequence of instructions stored in contiguous locations in memory
- What would happen if we "move" a different value in to rip?

32

#### Jumping and labels

• We can transfer control and start executing instructions at address addr by using a jump instruction

• Labels can be attached to instructions in an assembly language program: jmp b

a: jmp c
b: jmp a
c: ...

 Modern, pipelined machines work well with sequences of instructions that appear in consecutive locations. Jumps can be expensive: one of the goals of an optimizing compiler is to avoid unnecessary jumps. x86-64 instructions: arithmetic and logic operations

34

#### Arithmetic instructions

- Combine a given src with a given dst value and leave the result in dst:
  - addX src, dst
    subX src, dst
    imulX src, dst
    andX src, dst
    orX src, dst
    xorX src, dst

    bitwise arithmetic
    signed
    bitwise arithmetic
    arithmetic
    sorX src, dst
    xorX src, dst
- Similar to dst += src, dst -= src, etc.. in C/C++

# **Examples**

- To compute  $x^2 + y^2$  and store the result in z:
- movq x, %rax
  imulq %rax, %rax
  movq y, %rbx
  imulq %rbx, %rbx
  addq %rbx, %rax
  movq %rax, z

register	contents
rax	x2+y2
rbx	У2

.data

x: .quad 4

y: .quad 3


35

33

# x86-64 instructions: conditional execution

# **Flags**

• In addition to performing the required operation, arithmetic instructions also change bits in the eflags register



- The flags record details about the last operation, such as:
  - Was the result zero?
  - Was the result positive?
  - Did a carry occur?
  - etc...

38

# Conditional jumps, jCC

We can test these flags in conditional jump instructions

```
jz addr
             (jump to addr if the zero flag is set)
             (jump to addr if the zero flag is not set)
jnz addr
je addr
             (jump to addr if equal; same as jz)
             (jump to addr if not equal; same as jnz)
ine addr
jl addr
             (jump to addr if less than)
inl addr
             (jump to addr if not less than)
                                               (signed)
jg addr
             (jump to addr if greater than)
             (jump to addr if not greater than)
jng addr
```

39

# **Examples**

```
jump to addr
subl
         %eax,%ebx
                           if ebx = eax
         addr
jΖ
                           jump to addr
subq
         %rax,%rbx -
                           if rbx \neq rax
         addr
jnz
                           jump to addr
         %eax, %ebx <
subl
                           if ebx < eax
         addr
jl
                           jump to addr
subq
         %rax,%rbx <
                          if rbx >= rax
jnl
         addr
```

If the specified condition does not apply, then execution just continues with the next instruction ...

40

# The compare instruction

- The cmpX instruction behaves like subX except that the result is not saved; only the flags are changed
- For example: cmpl %eax, %ebx jl addr

will jump to addr if the value in ebx is less than the value in eax, but it will not change the values in either register

#### Other conditional instructions

- There are some other instructions that perform an action based on the conditional flags without the cost of a jump
- setCC reg8 sets the value in a specified 8-bit register to 0 or 1, based on the condition specified by CC:

• cmovCC src, dst copies data from the specified src to dst, but only if the condition specified by CC holds:

```
cmpl %ebx,%eax # set eax to the max of
cmovl %ebx,%eax # eax and ebx

condition code; no size suffix here!
```

Condition code, no size sums her

# x86-64 instructions: more arithmetic

# Unary operations

• The following arithmetic operations have only one argument (which serves as both source and destination)

• Like the binary operators, these instructions also set the flags for subsequent testing

44

#### Division

• Divide implicit destination (edx:eax) (a 64-bit quantity) by a specified argument with result in eax and remainder in edx

 Often used in conjunction with the cltd instruction ("convert long to double", a.k.a. cdq), which converts a signed 32-bit value in eax into the corresponding signed 64bit value in edx:eax.



Example I

Divide 4,660 (i.e., 0x1234) by 25:

Results: eax = 0xBA (186)edx = 0xA (10)

Sure enough: 186\*25 + 10 = 4,660

46

#### Example 2

Divide -1,105,577,712 (i.e., 0xBE1A3910) by 256

Results: eax = 0xFFBE1A3A (-4,318,662)edx = 0xffffff10 (-240)

Sure enough: -4,318,662 \* 256 - 240 = -1,105,577,712

Complications of division

- Division produces multiple results: a quotient and a remainder
- Division uses special registers: we'd better not store any other values in eax or edx if there's a chance that a division instruction might be executed
- Division can raise an exception if the src is zero (or -1)
- (We can do division on 64-bit registers in the analogous way using rax and rdx. I described the 32-bit case here because the numbers are smaller, and because that is what we'll use for int arithmetic.)

47

# x86-64 instructions: using the stack

#### Stack

- The x86-64 includes features that allow the programmer to use a region of memory as a simple stack:
  - the rsp (stack pointer) register
  - special instructions like push, pop, call, ret, ...
- There is no obligation for the programmer to use these features, but it is often convenient to do so:
  - for temporary/scratch storage when a calculation needs more storage than the CPU registers can provide
  - to support calling and returning from functions

#### A typical memory layout

· A typical operating system reserves an area of scratch memory for each program, and sets the rsp register to point to the end of this region when the program begins

program	data	stack
	rsp	

- The stack pointer moves
  - · down (decreases) as values are pushed on to the stack
  - up (increases) as values are popped off of the stack
- So long as they never overlap, the data and stack areas can grow or shrink as necessary as the program runs

#### Stack operations

• Push a value onto the stack

pushq (reg | mem | immed)

• Pop a value of the stack

popq (reg | mem)

· Roughly speaking:

• pushq src = subq \$8, %rsp; movq src, (%rsp)

· popq dst = movq (%rsp), dst; addq \$8, %rsp

# Spilling temporaries on the stack

- The stack is often used for saving the contents of a register on the stack ("spilling") so that the register can be used, temporarily, for some other reason
- For example:

pushq %rax pushq %rdx

... code that changes rax and/or rdx ...

%rdx~ popq popq %rax

pop values in reverse order that was used to push them!

• Note that values on the stack can still be accessed, from memory, using (%rsp), 8(%rsp), 16(%rsp), 24(%rsp), ...

#### Call and return

• There is a special instruction for calling a function

call addr pushq \$lab addr jmp lab: ...

• And a special instruction for returning from a function

assuming ret popq %rax ← used for jmp \*%rax

- In practice, additional instructions are often needed to deal with parameter passing, etc. ...
- (to be continued!)

to the address give rax

# Closing thoughts

#### CISC: a complex instruction set computer?

 The x86-64 is often referred to as a CISC because a single instruction can execute multiple low-level operations

• For example: movq 8(%rbx, %rax, 4), %rax does the same as: imulq \$4, %rax

addq %rbx, %rax addq \$8, %rax movq (%rax), %rax

- Read the technical documentation to determine which sequence is faster/takes fewer bytes ... but the single instruction is usually the winner
- Using CISC instructions effectively is a major challenge for compiler writers!

55

#### RISC vs CISC

- RISC machines are "reduced instruction set computers" that require multiple instructions to simulate one CISC instruction ... but each RISC instruction can potentially run faster
- Easier compiler targets? RISC machines are typically simpler and more regular than CISC machines. They often have more registers that the programmer/compiler can use.
- Harder compiler targets? A general philosophy of some RISC machine designs is to let compilers rather than CPUs handle the complex tasks.

#### The GNU assembler, as

- Assembly code goes in files with a .s suffix
- We will typically use gcc to invoke the assembler gcc -o output assemblyCode.s runtime.c
- You can also invoke the assembler directly: detailed documentation is available from:

http://sourceware.org/binutils/docs/as/
For x86 programming, look in particular at the section on "80386 Dependent Features"

 This information is provided only for the curious; for the purposes of this class, all the information that you need should be on these slides, or in the distributed source code.

57

58

# Summary

- An x86-64 machine has
  - A fixed set of registers
  - · Instructions for moving and operating on data
  - Instructions for testing and control transfer
- To generate good code for an x86-64 machine, we need:
  - To select appropriate instructions
  - To make good use of registers and avoid unnecessary memory accesses
  - To avoid using registers that are already in use
  - To keep the number of jumps as low as possible