L19: Caches IV

Caches IV

CSE 351 Spring 2019

Instructor: Teaching Assistants:

Ruth Anderson Gavin Cai

Britt Henderson

Sophie Tian

Casey Xing

Jack Eggleston
Richard Jiang


Connie Wang


Chin Yeoh

John Feltrup

Jack Skalitzky

Sam Wolfson










http://xkcd.com/908/

Administrivia


- Lab 3, due TONIGHT, Wednesday (5/15)
- Homework 4, due Wed (5/22) (Structs, Caches)

L19: Caches IV

- Lab 4, Coming soon!
 - Cache parameter puzzles and code optimizations





tag (there is only one set in this tiny cache, so the tag is the entire block address!)



In this example we are sort of ignoring block offsets. Here a block holds 2 bytes (16 bits, 4 hex digits).


Normally a block would be much bigger and thus there would be multiple items per block. While only one item in that block would be written at a time, the entire line would be brought into cache.






mov 0xFACE, F

Write the new data to the cache (0xFACE); change the dirty bit to a 1 because now this data in cache no longer matches data in memory, so eventually we will have to go back and update the value in memory (once this data gets evicted from cache; it may change again before that occurs so no need to write to memory now)










Again, we haven't adjusted the value at address F in memory yet, only in the cache, because this data has not been evicted from the cache yet (may be overwritten again so why waste time adjusting value in memory first?)

Write hit!
Write 0xFEED to
cache only

Memory








mov 0xFACE, F mov 0xFEED, F mov G, %rax data still consistent with memory Cache 0xBEEF 0 F: 0xFEED was dirty and evicted (2) load new Devicted block block was 1. Write **F** back to memory dicty since it is dirty so we will write its value to memory 2. Bring **G** into the cache so Memory F 0xFEEDwe can copy it into %rax 0xBEEF G

Peer Instruction Question

see slide 21 of lecture 18

- Which of the following cache statements is FALSE?
 - Vote at http://pollev.com/rea



- B. We can reduce conflict misses by increasing associativity


 more options to place docks before evictions occur
- C. A write-back cache will save time for code with good temporal locality on writes get evided, so fewer write-backs
- D. A write-through cache will always match data with the memory hierarchy level below it yes, its main consistency.

 E. We're lost...

Optimizations for the Memory Hierarchy


- Write code that has locality!
 - Spatial: access data contiguously
 - Temporal: make sure access to the same data is not too far apart in time
- How can you achieve locality?
 - Adjust memory accesses in code (software) to improve miss rate (MR)
 - Requires knowledge of both how caches work as well as your system's parameters
 - Proper choice of algorithm
 - Loop transformations

Example: Matrix Multiplication



Matrices in Memory


- How do cache blocks fit into this scheme?
 - Row major matrix in memory: all thjis means is that matrices are stored row-wise contiguously



among cache blocks shown in red

Naïve Matrix Multiply

```
# move along rows of A
for (i = 0; i < n; i++)
    # move along columns of B
    for (j = 0; j < n; j++)
        # EACH k loop reads row of A, col of B
        # Also read & write c(i,j) n times
        for (k = 0; k < n; k++)
            c[i*n+j] += a[i*n+k] * b[k*n+j];</pre>
```



Cache Miss Analysis (Naïve)

Ignoring matrix c

- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles Represents per cache block

Bhas bad


stride-n,

spatial localit


- Cache size $C \ll n$ (much smaller than n)


 key assumption!
- Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses



e.g. each time we run through the inner loop (over k) on the previous page, we are traversing matrix A rowwise (and 2D arrays are stored rowwise in memory) so we have good spatial locality: when we load in a block of 8 elements, those are the next 8 elements used in the loop.






On the other hand, we traverse B column wise. As matrices are stored rowwise in memory, if a full row does not fit in cache then we will miss every time. This is because the next element to be extracted is nor than the block size away from the current one (so no two consecutive entries of a column are in same block)

Cache Miss Analysis (Naïve)


Ignoring matrix c


- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
- Each iteration:

$$\frac{n}{8} + n = \frac{9n}{8}$$
 misses



Afterwards in cache: (schematic)





Cache Miss Analysis (Naïve)

Ignoring matrix c

- Scenario Parameters:
 - Square matrix $(n \times n)$, elements are doubles
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
- Each iteration:
 - $\frac{n}{8} + n = \frac{9n}{8}$ misses

e.g. misses in each runthrough of the innermost loop over k

* Total misses:
$$\frac{9n}{8} \times n^2 = \frac{9}{8}n^3$$
 once per element

Linear Algebra to the Rescue (1)

This is extra (non-testable) material

- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices
 (matrix "blocks")
 The idea here is that if we can fit these smaller blocks entirely into memory, we won't have as big an issue with constantly evicting data from the cache and poor spatial locality on B
- For example, multiply two 4×4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$

$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$

Linear Algebra to the Rescue (2)

This is extra (non-testable) material

C ₁₁	C ₁₂	C ₁₃	C ₁₄
C ₂₁	C ₂₂	C ₂₃	C ₂₄
C ₃₁	C ₃₂	C ₄₃	C ₃₄
C ₄₁	C ₄₂	C ₄₃	C ₄₄

A ₁₁	A ₁₂	A ₁₃	A ₁₄
A_{21}	A ₂₂	A ₂₃	A_{24}
A ₃₁	A ₃₂	A ₃₃	A ₃₄
A ₄₁	A ₄₂	A ₄₃	A ₁₄₄

B ₁₁	(B ₁₂)	B ₁₃	B ₁₄
B ₂₁	B ₂₂	B ₂₃	B ₂₄
B ₃₂	B ₃₂	B ₃₃	B ₃₄
B ₄₁	B ₄₂	B ₄₃	B ₄₄

Matrices of size $n \times n$, split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k} B_{k2}$$

- Multiplication operates on small "block" matrices
 - Choose size so that they fit in the cache!
 - This technique called "cache blocking" ★

```
Blocked version of the naïve algorithm:

# move by rxr BLOCKS

# move by rxr BLOCKS
   for (k = 0; k < n; k + = r)

for (k = 0; k < n; k + = r)

k = 0

k = 0
 for (i = 0; i < n; i += r)
     for (k = 0; k < n; k += r)
       # block matrix multiplication
       for (ib = i; ib < i+r; ib++)
          for (jb = j; jb < j+r; jb++)
         for (kb = k; kb < k+r; kb++)
           c[ib*n+jb] += a[ib*n+kb]*b[kb*n+jb];
```

 \blacksquare r = block matrix size (assume r divides n evenly)

Cache Miss Analysis (Blocked)


Ignoring matrix c

- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks \blacksquare $(r \times r)$ fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block

- Each block iteration:
 - $r^2/8$ misses per block
 - $2n/r \times r^2/8 = nr/4$

n/r blocks in row and column



Cache Miss Analysis (Blocked)

Ignoring matrix c

- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks \blacksquare $(r \times r)$ fit into cache: $3r^2 < C$


 r^2 elements per block, 8 per cache block







$$2n/r \times r^2/8 = nr/4$$

n/r blocks in row and column









Cache Miss Analysis (Blocked)

Ignoring matrix c

n/r blocks

- Scenario Parameters:
 - Cache block size K = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks \blacksquare $(r \times r)$ fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block

Each block iteration:



$$2n/r \times r^2/8 = nr/4$$

n/r blocks in row and column

- Total misses:
 - $nr/4 \times (n/r)2 = n^3/(4r)$ vs. $9n^3/8$

Matrix Multiply Visualization


* Here n = 100, C = 32 KiB, r = 30 Naïve:

shaded areas show \$ blocks stored in the \$

Cache misses: 551988

≈ 1,020,000 cache misses


Blocked:



≈ 90,000 cache misses

Cache-Friendly Code


- Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - Blocking is a general technique
- All systems favor "cache-friendly code"
 - Getting absolute optimum performance is very platform specific
 - Cache size, cache block size, associativity, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)
 - Focus on inner loop code



Core i7 Haswell

2.1 GHz

The Memory Mountain



Learning About Your Machine

Linux:

- lscpu
- Is /sys/devices/system/cpu/cpu0/cache/index0/
 - <u>Ex</u>: cat /sys/devices/system/cpu/cpu0/cache/index*/size

Windows:

- wmic memcache get <query> (all values in KB)
- Ex: wmic memcache get MaxCacheSize
- Modern processor specs: http://www.7-cpu.com/