


# METU EE445 Computer Architecture I

HW1 – Designing a Basic Computer with Verilog Deadline: 9.12.24 @23.59



You will submit your homework via **ODTUCLASS** as a .zip file containing the relevant source files and your PDF report. Name your file as "HW1\_studentid.zip".

Using code directly taken from any resource except those provided in ODTUCLASS, is prohibited. You can verbally discuss the homework with your friends, but you should not exchange codes with each other or write your codes together. Cheating and plagiarism will result in zero grades, whereas disciplinary actions may also be taken. Late submissions are not allowed.

In this homework, you will design Basic Computer I (as described in lecture notes) using Verilog. Then, use cocotb to simulate your designs. Finally, you will write a very short report detailing your simulation and results, and you can also briefly discuss the key points of your design. The report should not contain any code.

## 1 Operations to Be Implemented

Operations to be implemented are shown in Figure 1. That is all the data-processing and memory operations with indirect/direct interrupts. No input/output operations are required to be implemented. The details about these instructions are given in the basic computer lecture notes. You should use the machine code translations used in the lecture notes which are shown in the figure below. That is 0XXX for AND, 7400 for CLE, etc. Do not design your own.

	Hex Code			
Symbol	1 = 0	I = 1	Description	
AND ADD LDA STA BUN BSA ISZ	0xxx 1xxx 2xxx 3xxx 4xxx 5xxx 6xxx	8xxx 9xxx Axxx Bxxx Cxxx Dxxx Exxx	AND memory word to AC Add memory word to AC Load AC from memory Store content of AC into memory Branch unconditionally Branch and save return address Increment and skip if zero	
CLA CLE CMA CME CIR CIL INC SPA SNA SZA SZE HLT	7800 7400 7200 7100 7080 7040 7020 7010 7008 7004 7002 7001		Clear AC Clear E Complement AC Complement E Circulate right AC and E Circulate left AC and E Increment AC Skip next instr. if AC is positive Skip next instr. if AC is negative Skip next instr. if AC is zero Skip next instr. if E is zero Halt computer	
IOF IOF	F2 F2 F1	800 400 200 100 080 040	Input character to AC Output character from AC Skip on input flag Skip on output flag Interrupt on Interrupt off	

Figure 1: List of Operations to Be Implemented Implementations of INP, OUT, SKI, and SKO operations are not required.

# 2 Module Design with Verilog HDL (20% Credits)

To construct the datapath, several modules are needed. In this section, each of them will be described.

## 2.1 Multiplexer (3%)

Implement a W-bit 8 to 1 multiplexer to be used as a bus in your datapath, where W is a parameter specifying the data width of the input.

## 2.2 Arithmetic Logic Unit (ALU) (10%)

Implement a W-bit ALU, where W is a parameter specifying the data width of its inputs. The ALU will have 2 W-bit data inputs named AC and DR, a 1-bit input named E, a 3-bit operation select input, and a W-bit result output. The ALU should also have four other status output bits: Carry-out (CO), overflow (OVF), negative (N), and zero (Z). E input will be connected to a register that stores the CO. Negative and zero bits are affected by all the ALU operations, whereas carry-out and overflow can only be affected by arithmetic operations. The ALU operations to be implemented are given in Table 1, and the status descriptions are given in Table 2.

Table 1: ALU Operation Control

ALU Operation	Output
Addition	AC + DR
AND	$AC \wedge DR$
Transfer	DR
Complement	AC'
Shift Right	$\{E, shr[AC]\}$
Shift Left	$\{shl[AC], E\}$

Table 2: ALU Status Descriptions

Status	Description
CO	1 if there is a Carry-out from add or subtract operations; 0 for logic operations
OVF	1 if the add or subtract operation results in overflow; 0 for logic operations
Z	1 if the result is zero
N	1 if the result is negative

## 2.3 Register with Load, Reset, and Increment (4%)

Implement a positive edge-triggered register with parallel load, write enable, synchronous reset, and increment. The specifications of the register are provided in Table 3. All the operations should take place in the positive clock edge, and DATA is always the parallel load input.

Table 3: Register with Synchronous Reset, Write Enable, and Increment

Reset	Write Enable	Increment	Operation
0	0	0	$A \leftarrow A \text{ (Retain)}$
0	0	1	$A \leftarrow A + 1$
0	1	X	$A \leftarrow DATA$
1	X	X	$A \leftarrow 0$

#### 2.4 Memory Unit (3%)

As a memory unit, you will implement a **word-addressable** memory. The module has the inputs of clock, write enable, 16-bit write data, 12-bit input address, and the 16-bit output of read data. Memory should be 4096x16.

Memory addressing should be combinational. Read data output should change the moment the input address changes. Memory writes should be sequential. That is, data should be written in the positive clock-edge.

# 3 Datapath Design (10% Credit)

Datapath should be the same as the one shown in Figure 2 with the addition of the IEN register for the interrupt enable/disable functionality.




Figure 2: Datapath Illustration

# 4 Controller Design (30 % Credit)

The controller will be designed to give the datapath correct signals for executing the instructions in Figure 1. **The controller will be written without any restrictions**. This means it can be a single standalone .v file or instantiate other modules like the datapath and may use whatever description model, etc.

For the interrupts, you can assume the FGI input of the Basic Computer is asserted correctly. You do not need to store it, as I/O is not implemented.

# 5 Putting The Computer Together (10 % Credit)

The computer is put together by connecting the datapath with the controller. This will be done in another .v file by instantiating the datapath and the controller and then connecting them with wire variables. This file should be your top-level design file.

Your computer should have PC, AR, IR, AC, and DR registers as its outputs and clk, FGI as its input. A Verilog file (BC\_I.v) is given with the homework; you should use that file as your top-level module. This is important as your design will be put through a test bench as part of the grading.

# 6 Simulation (30% Credit)

Write a sample test program in assembly language and translate it into machine code. Use at least ten different instructions and test interrupts.

Prepare a testbench using cocotb to check the correct operation of your implementation using the fully connected computer. Load your sample test code into the memory of the basic computer you have implemented, and compare the register/memory contents with the expected results using your testbench.

One thing to note here is that the **test bench should be fully automated**. Just printing the results and checking them by hand is unacceptable. You can use prints for your debug purposes, but the final test bench should tell if there is an error in the design or not and if there is an error where it has happened. You can achieve this by using "assert" statements in your testbench just like the given example codes.

### 7 Deliverables

You can submit your project folder as long as it contains the below elements.

- 1. All the Verilog codes necessary (reg, mem, mux, ALU, datapath, controller, BC\_I.v,...).
- 2. cocotb test bench (.py file, makefile) and the required file structure. The test should be runnable with the "make" command from the uploaded folder.
- 3. A short report in PDF format with the assembly program you used for the simulation and the simulation results. You can also briefly discuss the key points of your design.