

Course: CSE345 Digital Logic Design

Expt No.: 2

Title: Design and Implementation of a Combinational Circuit

Objectives:

1. To design a combinational circuit from descriptive problem specification.

2. To implement a combinational circuit using AND-OR and OR-AND logic.

Theory:

The design procedure of a combinational circuit is discussed in Section 6.2 of Textbook 1. Students are advised to go through the above section of the Textbook 1 before preparing the pre-lab report.

Pre-Lab Report Questions:

Problem specification: In a combinational logic circuit, four input lines A, B, C, and D are being used to represent a 4-bit binary number with A as the MSB and D as the LSB. The circuit produces a high (logic 1) output only when the binary number is greater than 0101_2 .

- 1. Prepare a truth table for the given combinational circuit. Represent the truth table in a 4-variable K-map.
- 2. Write simplified sum of products function from the K-map. Draw the AND-OR logic diagram for the simplified sum of products function.
- 3. Write simplified product of sums function from the K-map. Draw OR-AND logic diagram for the simplified product of sums function.

ICs Required:

7408 Quadruple 2-input AND gates 7432 Quadruple 2-input OR gates


Pin Diagram of the Required ICs:


-				
1 1.4 U	$V_{cc} = \frac{14}{}$	1 1.4 U	V_{CC} 14	
$\frac{2}{1B}$	48 13	2 1 <i>B</i>	4B 13	
$\frac{3}{1}Y$	4.4 12	$\frac{3}{1}Y$	4.4 12	
4 24	44 11	4 2.4	4Y 11	
$\frac{5}{2B}$	3B 10	$\frac{5}{2B}$	3 <i>B</i> 10	
6 21	3.4 _9_	$\frac{6}{2Y}$	3.4 9	
$\frac{7}{D}$ GND	3 Y8	$\frac{7}{GND}$	3 Y 8	
7408 (4 2-1	In AND)	7432 (4 2	-In OR)	
].	→ 8 fr outfu	d Line
I	GND	,)		
	A B C D	0	→ 8 fl Input	11
	411		- 9 of Tarton	IINE
	-//			


with	tabl	e	:
uth	10.0	_	•


all	
ABCD	F
0000	0
0001	0
0010	0
0011	0
0100	0
0101	0
0110	1
0111	1
1000	1
1001	1
1010	1
1011	1
1100	1
1101	1
1110	1
1111	1

AB	00	01	11	10	
00					
01			1	1	→ 🕉 Be
11	1	1		THE PROPERTY OF THE PROPERTY O	A
10		1	1		











Course: CSE345 Digital Logic Design

Expt No.: 4

Title: Binary Adder and Subtractor

Objectives:

1. To implement and test a full adder using discrete gates.

1. To implement and test a 4-bit 2's complement adder/subtractor using IC 7483 (4-bit binary parallel adder).

Design of full-adder using discrete gates is discussed in Section 7.2 of textbook. The IC 7483 (4-bit binary parallel adder) is introduced in Section 7.8 of textbook. Design of a 4-bit 2's complement adder/subtractor using a 4-bit binary parallel adder is discussed in Section 7.6 of textbook.

Pre-Lab Report Questions:

Implementing and testing a full adder using discrete gates:

Draw the logic diagram of a full-adder using EXOR gates.

2. Write the truth table of a full-adder.

Implementing and testing a 4-bit 2's complement adder/subtractor using IC 7483 (4-bit binary parallel adder):

Draw the schematic diagram for implementing a 4-bit 2's complement adder/subtractor. using IC 7483 (4-bit binary parallel adder). Write the operation of the circuit explaining how the mode selector input M determines the mode of operations as adder or subtractor.

2's complement addition and subtraction:

1. Perform the following 2's complement additions and subtractions using 4-bit data: স্নিভ আরত হও।

3 - 23 - 33 + 43 - 43 + 5 (overflow)

ICs Required:

7408 Quadruple 2-input AND gates

7432 Quadruple 2-input OR gates

7486 Quadruple 2-input EXOR gates

7483 4-bit binary parallel adder

Lab Procedure:

Implementing and testing a full adder using random gates:

- 1. Construct the logic diagram for a full-adder from your pre-lab report on the breadboard. Connect the three inputs of the circuit to three data switches and two outputs to two LED indicators.
- 2. Show the outputs of the circuit to your instructor.

Implementing and testing a 4-bit 2's complement adder/subtractor using IC 7483 (4-bit binary parallel adder):

- 3. Construct the schematic diagram for a 4-bit 2's complement adder/subtractor using IC 7483 from your pre-lab report. Connect the four A inputs to a fixed binary number 0011 (decimal 3) to two data switches and the four B inputs to four data switches. Connect the mode select input M to a data switch. Connect the four sum outputs S and carry output C_1 to five LED indicators.
- 4. Perform the following addition/subtraction operations.


$$3+3$$
 $3-2$ $3+4$ $3-3$ $3+5$ (overflow) $3-4$

5. Show the outputs of the circuit to your instructor.

Post-Lab Report Questions:

- 1. Write structural Verilog code for full-adder circuit form your pre-lab report and simulate it using Quartus II software.
- 2. Write behavioral Verilog code for a 4-bit parallel adder and simulate it using Quartus II software.

Pin Diagram of 74283



EXP1-9

ID: 2020-2-60-167 CSE 345 Section:03

Date: 30-03-23

4. Persform the following 2's complement additions and subtractions using 4-bit data:

11)
$$+3+4$$

 $+3 \rightarrow 0011$
 $+4 \rightarrow 0100$
 $+7 \rightarrow 0111$

$$\sqrt{)}$$
 3-3
=3+(-3)
3→0011 $\frac{2^{18}}{3}$ 1101 = (-3)
+3 → 0011
-3 → 1101
0 → 10000
Discard

(-100 = (-2) (-100) 2-2 (-2) 2-2 (100 = (-2) (-2) (110 = (-2) (-2)

100011-11-


11.000

1100 - 54

1310 € 30


310 (11)

A; & B; &C; ;...= (A; &B;) C; + A; B;



Treathtable:

A; Biei	City	S;
000	0	0
001	0	1
010	0	
011	1	0
100	0	1
101	1	0
110	1	0
111	1	1





Course: CSE345 Digital Logic Design

Expt No.: 5

Title: Decoder and Its Use in Combinational Logic Implementation

Objectives:

To implement and test a 2-to-4-lines decoder with active-LOW outputs and active-LOW enable input using random gates.

1. To implement and test combinational logic functions using IC 74138 (3-to-8-lines

decoder with active-LOW outputs).

Theory:

Design of decoders using random gates is discussed in Section 8.3 of textbook 1. The IC 74138 (3-to-8-line decoder with active-LOW outputs) is introduced in Section 8.3 of textbook 1. Combinational logic implementation using decoders is also discussed in Section 8.3 of textbook 1.

Pre-Lab Report Questions:

Implementing and testing a 2-to-4-lines decoder with active-LOW outputs and active-LOW enable input using random gates:

Draw the logic diagram for a 2-to-4-lines decoder with active-LOW outputs and active-

LOW enable input.

Z. Write the truth table of the above decoder.

Implementing and testing combinational logic functions using the IC 74138 (3-to-8-lines decoder with active-LOW outputs):

3. Draw the schematic diagram for implementing the following two combinational logic functions using the IC 74138 (3-to-8-lines decoder with active-LOW outputs).

$$F_1(A, B, C) = \sum (1,2,4,7)$$

 $F_2(A, B, C) = \sum (0,5,6,7)$

Binary Bit RECORD INPUT PRESENT

ICs Required:

7404 Hex Inverters (NOT gates)
7410 Triple 3-input NAND gates
7420 Dual 4-input NAND gates
74138 3-to-8-line decoder with active-LOW outputs

Lab Procedure:

Implementing and testing a 2-to-4-lines decoder with active-LOW outputs and active-LOW enable input using random gates:


- 1. Construct the logic diagram for a 2-to-4-lines decoder with active-LOW outputs and active-LOW enable input from your pre-lab report using random gates. Connect the three inputs (A_1, A_0, A_0) and E of the circuit to three data switches and four outputs to four LED indicators.
- 2. Apply binary 00 to 11 to A_1A_0 address inputs and observe the outputs by changing E enable input. Verify the operation.

Implementing and testing combinational logic functions using the IC 74138 (3-to-8-lines decoder with active-LOW outputs):

- 3. Construct the circuits for implementing the given combinational logic functions from your pre-lab report. Connect enable inputs E_1 and E_2 to fixed 0s and E_3 to a data switch. Use E_3 as active-HIGH enable input. Connect the input lines ABC ($A_2A_1A_9$) to three data switches. Connect the two function outputs to two LED indicators.
- 4. Prepare the truth tables of the circuit and verify that it implements the two given combinational logic functions.

Post-Lab Report Questions:

- 1. Verify that all experimental outputs agree with your pre-lab report.
- Write structural Verilog code for the logic diagram for a 2-to-4-lines decoder with active-LOW outputs and active-LOW enable input from your pre-lab report and simulate it using Quartus II software.
- 3. Write behavioral Verilog code for 3-to-8-lines decoder with active-LOW outputs and simulate it using Quartus II software.




Active-Low Enable input and Active Low outputs.


Inputs	•	outputs		
E A, A.	03	02	01	00
(000	1	1	1	0
2 001	1	1	0	1
010	41	٥	1	1
(011	0	١	١	١.
100	1	١	1	١
101	1	١	1	1
110	١	١	١	1
111	1	١		1

$O_0 = E + A_1 + A_0 = (E'A'_1 A'_0)'$ $O_1 = E + A_1 + A_0' = (E'A'_1 A_0)'$
02 = E + A1 + A = (E'A1 A6)
03 = E + A (+ A = (E'A, A))


X3 input a 28 NAND IE AMO



03 02 01 00



Decoder (Right Function Implementation: $F_1(A,B,e) = \Sigma(1,2,4,7)$ $F_2(A,B,e) = \Sigma(0,5,6,7)$



4 input NAND AIME.

Decoderc 43 14 (278 NAND 43 1

11 11 13 11 NAND 11 2

11 11 41 11 11 11 4

11 11 7 11 11 11 5

E3, E4 প্রা বিষ ০ ত connect

3 2 1

A B e Decoder Co STATE

A2 A1 A0 Fixed RAI



Course: CSE345 Digital Logic Design

Expt No.: 6

Title: Multiplexer and Its Use in Combinational Logic Implementation

Objectives:

1. To implement and test a 4-to-1-line multiplexer with active-LOW enable input using random gates.

2. To implement and test combinational logic function using IC 74151 (8-to-1-line multiplexer with active-LOW enable input).

Theory:

Design of multiplexers using random gates is discussed in Section 8.7 of textbook 1. The IC 74151 (8-to-1-line multiplexer with active-LOW enable input) is introduced in Section 8.7 of textbook 1. Combinational logic implementation using multiplexers is also discussed in Section 8.7 of textbook 1.

Pre-Lab Report Questions:

Implementing and testing a 4-to-1-line multiplexer with active-LOW enable input using random gates:

1. Write the truth table of a 4-to-1-line multiplexer with active-LOW enable input.

2. Draw the logic diagram of a 4-to-1-line multiplexer with active-LOW enable input using random gates.

Implementing and testing combinational logic function using IC 74151 (8-to-1-line multiplexer with active-LOW enable input):

- 3. Prepare the implementation table for implementing the combinational logic function $F(A,B,C,D) = \sum_{i=0}^{\infty} (0.3,4,6,8,11,13,15)$ using an 8-to-1-line multiplexer.
 - 4. Draw the logic diagram for implementing the above logic function using IC 74151 (8-to-1-line multiplexer with active-LOW enable input).

ICs Required:

7404 Hex Inverters (NOT gates)

7421 Double 4-input AND gates

7432 Quadruple 2-input OR gates

74151 8-to-1-line multiplexer with active-LOW enable input

Pin Diagram of the Required ICs:

Lab Procedure:

Implementing and testing a 4-to-1-line multiplexer with active-LOW enable input using random gates:


- 1. Construct the logic diagram for a 4-to-1-line multiplexer with active-LOW enable input from your pre-lab report using random gates. Connect the four data inputs I_0 through I_3 to an arbitrary 4-bit binary number. Connect A_1 , A_0 , and E to three switches and the output O to an LED indicator.
- 2. Apply binary 00 to 11 to address lines A_1A_0 and observe the outputs by changing E input. Check that, when the circuit is enabled, the output is equal to the selected data input. Prepare the observed truth table indicating the inputs applied.

Implementing and testing combinational logic function using IC 74151 (8-to-1-line multiplexer with active-LOW enable input):


- 3. Construct the logic diagram for implementing the logic function $F(A, B, C, D) = \sum (0.3, 4.6, 8.11, 13, 15)$ from your pre-lab report using IC 74151 (8-to-1-line multiplexer with active-LOW enable input).
- 4. Prepare the truth table of the circuit and verify that it implements the given combinational logic function.

Post-Lab Report Questions:

- 1. Verify that all experimental outputs agree with your pre-lab report.
- 2. Write structural Verilog code for the logic diagram for a 4-to-1-line multiplexer with active-LOW enable input from your pre-lab report and simulate it using Quartus II software.
- 3. Write behavioral Verilog code for a 4-to-1-line multiplexer with active-LOW enable input and simulate it using Quartus II software.



	-
EA, A.	0
000	Io
001	I,
010	I_2
011	I ₂ I ₃ O O
100	0
101	
110	0
111	D
	1



F= J. E'A'A + I, E'A'A + + 12 E'A, A' + I3 E'A, A.

* 000 तिल I. select इए ज्या गाया प्रवाह रहा I. = 1 मिल्स LED जुनका * F(A,B,C,D) = E (0,3,4,6,8,11,13,15) CAZIGITO STAD LED STATES

Implementation table:

A'	0	1	2	3	1	5	0	7	
Α	(8)	9	10	(1)	12	(3)	14	(15)	
	1	0	0	1	. A'	A	A	A	

