


Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS® II Technology
- 100% Avalanche tested, 100% Rg tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses



Part ID	Package Type	Marking	Packing
VSP2R8N10HS-G	PDFN5060X	2R8N10H	3000pcs/Reel



Maximum ratings, at T_A =25°C, unless otherwise specified

Symbol	Parameter		Rating	Unit
V(BR)DSS	Drain-source breakdown voltage		100	V
VGS	Gate-source voltage		±20	V
IS	Diode continuous forward current (Silicon limited)	T _C = 25°C	198	A
ID	Continuous drain current @VGS=10V (Silicon limited)	T _C = 25°C	198	A
ID	Continuous drain current @VGS=10V (Silicon limited)	T _C = 100°C	125	A
IDM	Pulse drain current tested ①	T _C = 25°C	785	A
IDSM	Continuous drain current @VGS=10V	T _A = 25°C	22	A
		T _A = 70°C	17	A
EAS	Avalanche energy, single pulsed ②		729	mJ
PD	Maximum power dissipation ③	T _C = 25°C	216	W
		T _C = 100°C	86	W
PDSM	Maximum power dissipation ④	T _A = 25°C	2.6	W
		T _A = 70°C	1.7	W
TJ,TSTG	Operating junction and storage temperature range		-55 to 150	°C

Thermal Characteristics


Symbol	Parameter	Typical	Max	Unit
RθJC	Thermal resistance, junction-to-case ⑤	0.48	0.58	°C/W
RθJA	Thermal resistance, junction-to-ambient ⑥	40	48	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =250uA	100	--	--	V
I _{DSS}	Zero gate voltage drain current(T _j =25°C)	V _{DS} =100V,V _{GS} =0V	--	--	1	μA
	Zero gate voltage drain current(T _j =125°C)⑦	V _{DS} =100V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-body leakage current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} =V _{GS} ,I _D =250μA	2.7	3.2	3.7	V
R _{DS(on)}	Drain-source on-state resistance ⑧	V _{GS} =10V, I _D =40A	--	2.3	2.8	mΩ
		(T _j =100°C)⑦	--	3.5	--	mΩ
G _{FS}	Forward transconductance	V _{DS} =5V, I _D =40A	--	66	--	S
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input capacitance ⑦	V _{DS} =50V,V _{GS} =0V, f=100KHz	--	3965	--	pF
C _{oss}	Output capacitance ⑦		--	1370	--	pF
C _{rss}	Reverse transfer capacitance ⑦		--	40	--	pF
R _g	Gate resistance	f=1MHz	--	1.4	--	Ω
Q _g	Total gate charge ⑦	V _{DS} =50V,I _D =40A, V _{GS} =10V	--	63	--	nC
Q _{gs}	Gate-source charge ⑦		--	20	--	nC
Q _{gd}	Gate-drain charge ⑦		--	16	--	nC
Switching Characteristics ⑦						
T _{d(on)}	Turn-on delay time	V _{DD} =50V, I _D =40A, R _G =3Ω, V _{GS} =10V	--	17	--	ns
T _r	Turn-on rise time		--	41	--	ns
T _{d(off)}	Turn-off delay time		--	34	--	ns
T _f	Turn-off fall time		--	22	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =40A,V _{GS} =0V	--	0.80	1	V
T _{rr}	Reverse recovery time ⑦	V _{DD} =50V, I _{sd} =40A, V _{GS} =0V	--	56	--	ns
Q _{rr}	Reverse recovery charge ⑦	di/dt=100A/μs	--	54	--	nC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu s$.
- ② This value is based on starting $T_j = 25^{\circ}\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 54A$, $V_{GS} = 10V$; 100% FT tested at $L = 0.5\text{mH}$, $I_{AS} = 35A$.
- ③ The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-case thermal resistance $R_{\theta JC}$.
- ④ The power dissipation P_{dsn} is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width $\leq 380\mu s$; duty cycles 2%.

Marking Information


1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (2R8N10H)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5060X Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	1.00	1.10	1.20
A1	0.00	--	0.05
b	0.30	0.40	0.50
c	0.20	0.25	0.30
D1	5.00	5.20	5.40
D2	3.80	4.10	4.25
E	5.95	6.15	6.35
E1	5.66	5.86	6.06
E2	3.52	3.72	3.92
e	1.27 BSC		
H	0.40	0.50	0.60
K	1.10	--	--
L	0.50	0.60	0.70
L1	0.08	0.15	0.22
α	0°	--	12°

Notes:

1. Refer to JEDEC MO-240 variation AA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.