

DESIGN OF ARITHMATICAL LOGICAL UNIT

COEN 6501 Project report

Submitted BY

Zahidul Amin 40031489 Rokibul Hasan Bhuiyan 40091513

Submitted To

Dr. Asim Al-Khalili

FALL 2018 | CONCORDIA UNIVERSITY

Contents

Contribution	3
Acknowledgement	3
Abstract	4
Introduction	4
Design specification	5
Design methodology	6
Specification flow chart	7
Design Flow	8
TWO INPUT AND GATE BLOCK:	9
TWO INPUT OR GATE BLOCK	9
TWO INPUT XOR GATE BLOCK	9
TWO AND THREE INPUT NAND GATE BLOCK	10
ONE BIT HALF ADDER BLOCK	10
ONE BIT FULL ADDER BLOCK	11
D-FLIP FLOP BLOCK	11
2'S COMPLIMENT BLOCK	12
PARTIAL AND OPERATION BLOCK	13
A ² BLOCK	14
MINUS ONE BLOCK	15
A SQUARE MINUS ONE BLOCK	15
ALU BLOCK	16
Simulation and Results	16
TWO INPUT AND GATE:	17
TWO INPUT OR GATE	17
TWO INPUT XOR GATE	18
TWO INPUT NAND GATE	19
THREE INPUT NAND GATE	19
D FLIP FLOP	20
ONE BIT HALF ADDER	20
ONE BIT FULL ADDER	21
TWOS COMPLIMENT	21
PARTIAL AND OPERATION BLOCK	22

	A SQUARE BLOCK	23
	MINUS 1 BLOCK	24
	A SQUARE MINUS 1 BLOCK	25
	ALU TEST BENCH	26
	Synthesis of ALU	27
S	ynthesis Analysis	29
	Area	29
	Timing Report	29
C	onclusion	33
C	odes	33
	TWO INPUT AND GATE	33
	TWO INPUT XOR GATE	33
	TWO INPUT NAND GATE	34
	THREE INPUT NAND GATE	34
	TWO INPUT OR GATE	34
	D FLIP FLOP	35
	ONE BIT HALF ADDER	36
	ONE BIT FULL ADDER	37
	TWOS COMPLIMENT	38
	PARTIAL AND OPERATION	40
	A SQUARE OPERATION	42
	MINUS ONE	44
	A SQUARE MINUS ONE	45
	ARITHMATICAL LOGICAL UNIT	47
	ALU TEST BENCH	49
n	charances	гэ

Contribution

Project was a team effort, I Zahidul Amin worked on Designing, Coding and Testing and Synthesis of the circuit and report writing. I Rokibul Hasan Bhuiyan was responsible for Designing, Coding and Report writing.

Acknowledgement

We would like to thank Dr Asim Al-Khalili for his wonderful support and encouragement throughout the course. His advice gave us the confidence to learn the subject matter deeply, made us more confident and gave us guidelines to prepare ourselves in our carrier. We gained a beautiful insight on the field of Digital Design and Synthesis, through his wisdom. We learned how to think and design a problem and make it possible. It was both an honour and a privilege to attend lecture under him.

Abstract

In this project we apply different design methodology to implement arithmetical logical unit, which is one of the most used device in digital signal processing. This specific ALU can perform operation A²-1 and more. We implement our design using the knowledge of this course Digital Design Synthesis by using VHDL (very high speed integrated circuit hardware description language) via IEEE approved packages in MODELSIM. In this design we use, different form of adders and multiplier, applying both structural and behavioral coding. We also apply designing technique by evaluating trade-off between area and speed. Our design is implemented using Hierarchical modeling technique, where we build structurally build every small component and merge them together. Then we develop test bench and perform synthesis on Xilinx.

Introduction

Digital design and synthesis is the idea which provides an approach to implement a complex system using digital logic into the simplest form. Arithmetical logical unit is a digital logic circuit mostly used in processors that performs mathematical operations as in integrated part of the processor. This component is an individual block, which may have multiple functions integrated into it. The basic input structure consists of instructions for which function to select, input for operands and input for execution of commands, the output structure consists of results of specific selected function and completion of the task. The methodology used falls within the realm of Digital design and Synthesis.

Design specification

A design engineers task at first is to sit with clients and visualize the idea which the clients wants, we must keep in mind that all that can be designed cannot be synthesized. There is limitation what is possible within the realm of digital logic with current available technology. In this project the design specification stated that arithmetical logical unit must be able to perform the mathematical operation of A²-1, where it takes 8-bit **signed** binary input, and has an output of 16 bits. Other inputs associated with it are **reset**, **clock** and **load** and output also contain a **flag signal**. Upon transition of load from 1 to zero, the input signed bits will latched on to the input registers and then mathematical operations are performed, after its completion the results are loaded into registers and then flag value transitions to 1 showing the completion of the operation. The reset transition, clears everything to 0 and clock input corresponds to clock. Schematic diagram of the block is given below.




Figure 1 Design Specification

Design methodology

In this project we used combination of both structural and behavioral design. We started with smallest elements using simplest and shortest logical circuits, and then build individual modules of the total function and then merge them together also known as hierarchical modelling. Schematic description of typical hierarchical modelling is given below.




Figure 2 Hierarchical Design Approach

Specification flow chart

Based on the specification it is always wise to have a system flow chart and then proceed with hand drawing of the circuit.




Figure 3 System Flow Chart

Design Flow

First the whole concept of ALU was hand drawn on a piece of paper just to get a hard copy of the visualization we had. Then we converted the concept into MODELSIM. After checking the design with the test bench, it is found that the ALU is working correctly. After that area and timing of the design have been calculated using Xilinx Design Manager.




Figure 4 Design Flow Structure

TWO INPUT AND GATE BLOCK:

At first, we did structural coding of AND gate, the function of AND Gate is when both inputs are true it sends output as true.

INF	PUTS	OUTPUTS
0	0	0
0	1	0
1	0	0
1	1	1




Figure 5 Hierarchical AND BLCOK

TWO INPUT OR GATE BLOCK

We did structural coding of OR GATE, the function of OR gate is that when one of the input is true the output is true.

INF	PUTS	OUTPUTS
0	0	0
0	1	1
1	0	1
1	1	1



TWO INPUT XOR GATE BLOCK

We did structural coding of XOR GATE, the function of XOR gate is that when both inputs are compliment of each other the output becomes TRUE.

INF	UTS	OUTPUTS
0	0	0
0	1	1
1	0	1
1	1	1




Figure 7 Two Input XOR GATE

TWO AND THREE INPUT NAND GATE BLOCK

We did structural implementation of two separate NAND gates one with two input another with three inputs, NAND gate perform opposite of AND GATE.

INF	PUTS	OUTPUTS
0	0	1
0	1	1
1	0	1
1	1	0




Figure 8 TWO INPUT NAND GATE

ı	NPU	ΓS	OUTPUTS
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




Figure 9 THREE INPUT NAND GATE

ONE BIT HALF ADDER BLOCK

Using previous block, we created one-bit half adder block, this block has two inputs which performs binary addiction and outputs are carry and sum.

Α	В	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




Figure 10 HALF ADDER CIRCUIT

ONE BIT FULL ADDER BLOCK

Similarly, as with half adder we have FULL ADDER with an extra input a carry bit from previous sum, it performs simple addition as half adder, but it takes in to account incoming carry bit.

Α	В	CARRY	C-out	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Figure 11 FULL ADDER CIRCUIT

D-FLIP FLOP BLOCK

Our design is based on Wallace tree architecture to perform multiplication, so there are not enough decencies of registers, in terms of speed and timing, so we choose D-Flip Flop, it can be imagined as a memory cell upon transition of clock it matches itself to the current input bit.

CLOCK	D	Q	QBAR
0	0	No CHANGE	No CHANGE
0	1	No CHANGE	No CHANGE
1	0	D	D-BAR
1	1	D	D-BAR




Figure 12 D FLIP FLOP CIRCUIT

2'S COMPLIMENT BLOCK

This block is implemented from the output of D-FLIP FLOP, All the inputs are twos complimented in this model as we are considering signed bit. At first first bit is Xored, which performs one's compliment, then we have a ripple carry adder of the output, in general we used half adders one after another, neglecting 0 input to save area.




Figure 13 TWOS COMPLIMENT CIRCUIT

PARTIAL AND OPERATION BLOCK

In this hierarchical block we are taking eight bits and doing AND operation for Partial AND Product which is well illustrated in the figures below. It performs 36 unique and operations basically all the add operation that is involved for addition, to save space we did optimization, we performed AND only once of each combination.




Figure 14 8 BIT BINARY MULTIPLICATION




Figure 15 PARTIAL AND OPERATION CIRCUIT

A² BLOCK

In this block we have used Wallace tree for the A² Operation, it is very useful in implementing where we have large number of bits multiplication, it also very fast but consumes area more. In Wallace tree all the bits of the partial products which we have gained from AND Block would be sent for addition. We have used half adder where full adder is not needed to save area.





Figure 16 WALLACE TREE MULTIPLIER CIRCUIT

MINUS ONE BLOCK

This Hierarchical Block generates (-1). The output of A² Block is passed through this block where subtraction is done. The blocks below are ripple carry adder created by full adders.



A SQUARE MINUS ONE BLOCK

In this block we connect all the block together that performs the mathematical operation of A²-1.




Figure 18 A SQUARE MINUS ONE CIRCUIT

ALU BLOCK

In block we implement the A square minus one block with the flow chart we defined earlier after that we, applied behavioral logic, to meet the specified design criteria, benefits of doing this allows us to debug easily, other modules are not affected by changes in another module. This block is implemented based on how the ALU should behave i of input, load, reset, output and flag.




Figure 19 ALU CIRCUIT

COEN 6501: DESIGN OF ALU

Simulation and Results

TWO INPUT AND GATE:




Figure 20 DATA FLOW CIRCUIT OF AND GATE




Figure 21 AND GATE WAVE FORM

Here we observe that the implementation of the AND gate is successful we get the result we expect.

TWO INPUT OR GATE




Figure 22 DATA FLOW CIRCUIT OF OR GATE




Figure 23 OR GATE WAVE FORM

As we observe from the result that, implementation of the OR gate is successful we get the result we expected from truth table.

TWO INPUT XOR GATE




Figure 24 DATA FLOW CIRCUIT OF XOR GATE




Figure 25 XOR GATE WAVE FORM

From the above wave form it is easily visible that the XOR implementation was a success.

TWO INPUT NAND GATE




Figure 26 TWO INPUT NAND GATE




Figure 27 WAVE FORM OF TWO INPUT NAND GATE

From the wave form we confirm that the NAND gate is working according to the truth table.

THREE INPUT NAND GATE




Figure 28 DATA FLOW CIRCUIT OF THREE INPUT NAND GATE




Figure 29 THREE INPUT NAND GATE WAVE FORM

The wave form shows that the designed NAND gate is working as intended.

D FLIP FLOP




Figure 30 DATA FLOWCIRCUIT OF D FLIP FLOP




Figure 31 D FLIP FLOP WAVE FORM

The wave form shows that the implementation of the D FLIP FLOP was successful.

ONE BIT HALF ADDER




Figure 32 DATA FLOW CIRCUIT OF D FLIP FLOP




Figure 33 HALF ADDER WAVE FORM

As we observe from the waveform the half adder gives proper output in terms of sum and carry.

ONE BIT FULL ADDER




Figure 34 DATA FLOW CIRCUIT OF FULL ADDER




Figure 35 WAFE FORM OF FULL ADDER

The wave form confirms that the full adder circuit implementation is successful.

TWOS COMPLIMENT




Figure 36 DATA FLOW CIRCUIT OF TWOS COMPLIMENT




Figure 37 WAVE FORM OF TWOS COMPLIMENT

The wave form shows that this block is successful in performing negative integers to positive.

PARTIAL AND OPERATION BLOCK




Figure 38 DATA FLOW CIRCUIT OF PARTIAL AND OPERATION




Figure 39 WAVE FORM OF PARTIAL AND OPERATION

From the wave form it is visible partial AND operation block give the output as expected.

A SQUARE BLOCK




Figure 40 DATA FLOW CIRCUIT OF A SQUARE BLOCK




Figure 41 WAVE FORM OF WALLCE TREE ALSO A SQUARE BLOCK

The wave form is shows the output of Wallace tree without AND operation block, and the results confirm that the implementation is successful.

MINUS 1 BLOCK




Figure 42 DATA FLOW CIRCUIT OF MINUS ONE BLOCK




Figure 43 WAVE FORM OF MINUS ONE BLOCK

From the waveform output we see that the block is successful in subtracting minus one from integers.

A SQUARE MINUS 1 BLOCK



Figure 44 DATA FLOW CIRCUIT OF A SQUARE MINUS ONE BLOCK



Figure 45 WAVE FORM OF A SQUARE MINUS ONE BLOCK

From the wave form we confirm that the implementation of the mathematical operation is successful.

ALU TEST BENCH




Figure 46 DATA FLOW CIRCUIT ALU BLOCK




Figure 47 WAVE FORM OF FULL ALU TEST BENCH

Finally, the total ALU block was tested with test bench and we can confirm that the implementation was successful, it follows all the specified specifications, with the aid of structural and behavioral coding the circuit was complete, it works perfectly which we can observe from the wave form above.

Synthesis of ALU




Figure 48 TOP LEVEL SYNHESIS OF ALU VIA XILNX




Figure 49 INSIDE OF ALU BLOCK




Figure 50 INTERNAL BLOCK OF TOP BLOCK




Figure 51 FULL ALU BLOCK EXPANDED

COEN 6501: DESIGN OF ALU

Synthesis Analysis

Area

ARITHMATIC LOGICAL UNIT Project Status (11/23/2018 - 21:57:45)				
Project File:	ALU.xise	Parser Errors:	No Errors	
Module Name:	ARITHMATIC_LOGICAL_UNIT	Implementation State:	Synthesized	
Target Device:	xa6slx4-3csg225	• Errors:	No Errors	
Product Version:	ISE 14.7	Warnings:	28 Warnings (28 new)	
Design Goal:	Balanced	Routing Results:		
Design Strategy:	Xilinx Default (unlocked)	Timing Constraints:		
Environment:	System Settings	• Final Timing Score:		

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slice LUTs	107	2400	4%	
Number of fully used LUT-FF pairs	0	107	0%	
Number of bonded IOBs	28	132	21%	
Number of BUFG/BUFGCTRLs	1	16	6%	

Timing Report

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.

Clock Information:				
Clock Signal	Clock l	ouffer(FF	name) Loa	d
LOAD	BUFGP		17	
Asynchronous Contro	l Signals Inf	ormatio	n:	

No asynchronous control signals found in this design

COEN 6501: DESIGN OF ALU

Timing Summary:		
Speed Grade: -3		
Minimum period: No path found		
Minimum input arrival time before clock: 17.658ns		
Maximum output required time after clock: 3.597ns		
Maximum combinational path delay: No path found		
Timing Details:		
All values displayed in nanoseconds (ns)		
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD' Total number of paths / destination ports: 100376 / 33		
Offset: 17.658ns (Levels of Logic = 15)		
Source: CLOCK (PAD)		
Destination: OUTPUT_15 (FF)		
Destination Clock: LOAD falling		
Data Path: CLOCK to OUTPUT_15		
Gate Net		
Cell:in->out fanout Delay Delay Logical Name (Net Name)		
IBUF:I->O 34 1.222 1.549 CLOCK_IBUF (CLOCK_IBUF)		

LUT3:10->0 24 0.205 1.401 A_SQUARE_MINUS_1_U1/TWOS_COMPONENT_U1/TWOS_COMPLIMENT_U1/SUMMATION_U1/Mxor_ C xo<0>1 (A SQUARE MINUS 1 U1/twos compliment out<0>) 3 0.205 1.015 LUT4:I1->0 A SQUARE MINUS 1 U1/TWOS COMPONENT U1/TWOS COMPLIMENT U5/SUMMATION U1/Mxor C xo<0>31 (A SQUARE MINUS 1 U1/TWOS COMPONENT U1/TWOS COMPLIMENT U5/SUMMATION U1/Mxor C xo<0>3) LUT6:10->0 13 0.203 1.161 A_SQUARE_MINUS_1_U1/TWOS_COMPONENT_U1/TWOS_COMPLIMENT_U6/CARRY_U2/C (A SQUARE MINUS 1 U1/TWOS COMPONENT U1/carry twos compliment<5>) LUT4:I1->0 3 0.205 0.879 A SQUARE MINUS 1 U1/PARTIAL AND OPERATION U1/product u14/C1 (A_SQUARE_MINUS_1_U1/partial_and_out<14>) LUT5:12->0 2 0.205 0.961 A SQUARE MINUS 1 U1/WALLACE TREE U1/LINE 7 U1/CARRY U5/C1 (A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/carry_and<9>) LUT6:I1->0 3 0.203 0.879 A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/LINE_8_U2/SUMMATION_U2/Mxor_C_xo<0>1 (A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/adder_out<7>) LUT3:10->0 3 0.205 0.995 A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/LINE_8_U3/SUMMATION_U2/Mxor C xo<0>1 (A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/adder_out<8>) LUT5:10->0 2 0.203 0.864 A SQUARE MINUS 1 U1/WALLACE TREE U1/LINE 8 U4/CARRY U2/C1 (A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/carry_and<15>) LUT5:I1->0 4 0.203 0.788 A SQUARE MINUS 1 U1/WALLACE TREE U1/LINE 9 U3/CARRY U5/C1 (A SQUARE MINUS 1 U1/WALLACE TREE U1/carry and<18>) LUT5:I3->0 4 0.203 0.931 A SQUARE MINUS 1 U1/WALLACE TREE U1/LINE 11 U2/CARRY U5/C1 (A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/carry_and<23>) LUT5:I1->0 2 0.203 0.617 A_SQUARE_MINUS_1_U1/WALLACE_TREE_U1/LINE_12_U2/SUMMATION_U2/Mxor_C_xo<0>1 (A SQUARE MINUS 1 U1/square and out<12>) LUT6:I5->0 3 0.205 0.755 A SQUARE MINUS 1 U1/MINUS ONE U1/LINE13 U1/SUMMATION U2/Mxor C xo<0>11 (A SQUARE MINUS 1 U1/MINUS ONE U1/LINE13 U1/SUMMATION U2/Mxor C xo<0>1)

LUT4:I2->O 1 0.203 0.684

A_SQUARE_MINUS_1_U1/MINUS_ONE_U1/LINE15_U1/SUMMATION_U2/Mxor_C_xo<0>1

(A_SQUARE_MINUS_1_U1/a_squared_minus_1_register<15>)

LUT3:I1->O 2 0.203 0.000

A_SQUARE_MINUS_1_U1/OUTPUT_REGISTER_U15/FLIPFLOP_U3/C1 (output_results<15>)

FDC_1:D 0.102 OUTPUT_15

Total 17.658ns (4.178ns logic, 13.480ns route)

(23.7% logic, 76.3% route)

Timing constraint: Default OFFSET OUT AFTER for Clock 'LOAD'

Total number of paths / destination ports: 17 / 17

Offset: 3.597ns (Levels of Logic = 1)

Source: OUTPUT_15 (FF)

Destination: OUTPUT<15> (PAD)

Source Clock: LOAD falling

Data Path: OUTPUT_15 to OUTPUT<15>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

FDC_1:C->Q 1 0.447 0.579 OUTPUT_15 (OUTPUT_15)

OBUF:I->O 2.571 OUTPUT_15_OBUF (OUTPUT<15>)

Total 3.597ns (3.018ns logic, 0.579ns route)

(83.9% logic, 16.1% route)

Conclusion

From the specified design we have tried to achieve minimum delay and ensuring area minimization where possible by using half adders and full adders combination on the basis of Wallace tree. From our simulation in Modelsim, we have successfully implemented arithmetical logical unit as specified. Also, we have implemented our circuit virtually in an FPGA via Xilinx and synthesized the design without error.

From this project we have gained knowledge on designing digital circuits using structural and behavioral coding with hierarchical modelling

Codes

TWO INPUT AND GATE

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.STD LOGIC ARITH.ALL;
entity TWO INPUT XOR GATE is
   port( A, B : in std logic;
          C : out std logic);
end TWO INPUT XOR GATE;
architecture TWO INPUT XOR GATE ARCHITECTURE of TWO INPUT XOR GATE is
begin
  C <= A xor B;
end TWO INPUT XOR GATE ARCHITECTURE;
TWO INPUT XOR GATE
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD LOGIC ARITH.ALL;
entity TWO INPUT XOR GATE is
  port( A, B : in std logic;
           C : out std logic);
end TWO INPUT XOR GATE;
architecture TWO INPUT XOR GATE ARCHITECTURE of TWO INPUT XOR GATE is
```

```
begin
  C <= A xor B;
end TWO INPUT XOR GATE ARCHITECTURE;
TWO INPUT NAND GATE
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity TWO INPUT NAND GATE is
  port( A, B : in std logic;
            C : out std logic);
end TWO INPUT NAND GATE;
architecture TWO INPUT NAND GATE ARCHITECTURE of TWO INPUT NAND GATE is
begin
  C \le NOT(A AND B);
end TWO INPUT NAND GATE ARCHITECTURE;
THREE INPUT NAND GATE
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity THREE INPUT NAND GATE is
  port( A, B ,C : in std logic;
            D : out std logic);
end THREE INPUT NAND GATE;
architecture THREE INPUT NAND GATE ARCHITECTURE of THREE INPUT NAND GATE is
begin
  D <= NOT (A AND B AND C);
end THREE INPUT NAND GATE ARCHITECTURE;
TWO INPUT OR GATE
library ieee;
use ieee.std logic 1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
entity TWO_INPUT_XOR_GATE is
  port( A, B : in std_logic;
           C : out std logic);
end TWO INPUT XOR GATE;
architecture TWO INPUT XOR GATE ARCHITECTURE of TWO INPUT XOR GATE is
```

```
begin
  C <= A xor B;
end TWO_INPUT_XOR_GATE_ARCHITECTURE;
D FLIP FLOP
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity D_FLIP_FLOP is
Port ( D,clk : in STD LOGIC;
Q,QBAR : out STD_LOGIC);
end D FLIP FLOP;
architecture D_FLIP_FLOP_ARCHITECTURE of D_FLIP_FLOP is
component TWO INPUT NAND GATE
port(a,b: in STD LOGIC;
c:out STD LOGIC);
end component;
signal NAND1,NAND2, NAND3 ,SIGNALQ,SIGNALQBAR:STD LOGIC;
```

begin

```
FLIPFLOP UO: TWO INPUT NAND GATE port map(D,clk,NAND1);
FLIPFLOP U1: TWO INPUT NAND GATE port map (D,D,NAND2);
FLIPFLOP U2: TWO INPUT NAND GATE port map(NAND2,clk,NAND3);
FLIPFLOP U3: TWO INPUT NAND GATE port map (NAND1, SIGNALQBAR, SIGNALQ);
FLIPFLOP U4: TWO INPUT NAND GATE port map (NAND3, SIGNALQ, SIGNALQBAR);
Q<=SIGNALQ;
QBAR<=SIGNALQBAR;
end D FLIP FLOP ARCHITECTURE;
ONE BIT HALF ADDER
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity HALF ADDER is
port
(
in a : in std logic;
in b : in std logic;
carryout : out std logic;
sum : out std logic
);
end HALF ADDER;
architecture HALF ADDER ARCHITECTURE of HALF ADDER is
```

```
component TWO INPUT XOR GATE
port
(
a : in std logic;
b : in std logic;
c : out std logic
);
end component;
component TWO INPUT AND GATE
port
(
a : in std logic;
b : in std logic;
c : out std logic
);
end component;
begin
-- Implement circuit
SUMMATION U1: TWO INPUT XOR GATE port map (in a, in b, sum);
CARRY U2: TWO INPUT AND GATE port map (in a, in b, carryout);
end HALF ADDER ARCHITECTURE;
ONE BIT FULL ADDER
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity FULL ADDER is
port
in a, in b, in c : in std logic;
carry, sum : out std logic
);
end FULL ADDER;
architecture FULL ADDER ARCHITECTURE of FULL ADDER is
signal sum_xor1, carry_and1, carry_and2 : std_logic;
component TWO INPUT XOR GATE
port
(
a, b : in std logic;
c : out std_logic
);
end component;
component TWO INPUT OR GATE
port
(
a, b : in std logic;
c : out std logic
```

```
);
end component;
component TWO INPUT AND GATE
port
(
a, b : in std logic;
c : out std logic
end component;
begin
SUMMATION U1: TWO INPUT XOR GATE port map(in a, in b, sum xor1);
SUMMATION U2: TWO INPUT XOR GATE port map(sum xor1, in c, sum);
CARRY U3: TWO INPUT AND GATE port map (in a, in b, carry and1);
CARRY U4: TWO INPUT AND GATE port map (sum xor1, in c, carry and2);
CARRY_U5: TWO_INPUT_OR_GATE port map (carry_and1, carry_and2, carry);
end FULL ADDER ARCHITECTURE;
TWOS COMPLIMENT
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity TWOS COMPLIMENT is
port
( input a : in std logic vector (7 downto 0);
 clk : in std logic;
 twos complimented bit : out std logic vector (7 downto 0)
);
end TWOS COMPLIMENT;
architecture TWOS COMPLIMENT ARCHITECTURE of TWOS COMPLIMENT is
component D FLIP FLOP
port(
D,clk: in STD LOGIC;
Q,QBAR : out STD LOGIC);
end component;
component HALF ADDER
port
(
in a : in std logic;
in b : in std logic;
carryout : out std logic;
sum : out std logic
);
end component;
component TWO INPUT XOR GATE
```

```
port
 a : in std logic;
b : in std_logic;
c : out std logic
);
end component;
signal register out : std logic vector (7 downto 0);
signal register_out_bar : std_logic_vector (7 downto 0);
signal ones_compliment : std_logic_vector (6 downto 0);
signal carry twos compliment : std logic vector (5 downto 0);
begin
--register load
LOADING REGISTER U1 : D FLIP FLOP port map
(input a(0),clk,register out(0),register out bar(0));
LOADING REGISTER U2 : D FLIP FLOP port map
(input a(1),clk,register out(1),register out bar(1));
LOADING REGISTER U3 : D FLIP FLOP port map
(input a(2),clk,register out(2),register out bar(2));
LOADING REGISTER U4 : D FLIP FLOP port map
(input a(3),clk,register out(3),register out bar(3));
LOADING REGISTER U5 : D FLIP FLOP port map
(input a(4),clk,register out(4),register out bar(4));
LOADING REGISTER U6 : D FLIP_FLOP port map
(input a(5),clk,register out(5),register out bar(5));
LOADING REGISTER U7 : D FLIP FLOP port map
(input a(6),clk,register out(6),register out bar(6));
LOADING REGISTER U8 : D FLIP FLOP port map
(input a(7),clk,register out(7),register out bar(7));
--ones compliment
ONES COMPLIMENT U1: TWO INPUT XOR GATE port map (register out (7),
register out(0), ones compliment(0));
ONES COMPLIMENT U2: TWO INPUT XOR GATE port map (register out (7),
register out(1), ones compliment(1));
ONES COMPLIMENT U3: TWO INPUT XOR GATE port map (register out (7),
register out (2), ones compliment (2));
ONES COMPLIMENT U4: TWO INPUT XOR GATE port map (register out (7),
register out(3), ones compliment(3));
ONES COMPLIMENT U5: TWO INPUT XOR GATE port map (register out (7),
register out(4), ones compliment(4));
ONES COMPLIMENT U6: TWO INPUT XOR GATE port map (register out (7),
register out(5), ones compliment(5));
ONES COMPLIMENT U7: TWO INPUT XOR GATE port map (register out(7),
register out(6), ones compliment(6));
```

```
TWOS COMPLIMENT U1 : HALF ADDER port map (
ones compliment(0), register out(7), carry twos compliment(0), twos complimented
bit(0));
TWOS COMPLIMENT U2 : HALF ADDER port map (
ones compliment(1), carry twos compliment(0), carry twos compliment(1), twos com
plimented bit (1));
TWOS COMPLIMENT U3 : HALF ADDER port map (
ones compliment(2), carry twos compliment(1), carry twos compliment(2), twos com
plimented bit(2));
TWOS COMPLIMENT U4 : HALF ADDER port map (
ones compliment(3), carry twos compliment(2), carry twos compliment(3), twos com
plimented bit(3));
TWOS COMPLIMENT U5 : HALF ADDER port map (
ones compliment(4), carry twos compliment(3), carry_twos_compliment(4), twos_com
plimented bit(4));
TWOS COMPLIMENT U6 : HALF ADDER port map (
ones compliment(5), carry twos compliment(4), carry twos compliment(5), twos com
plimented bit(5));
TWOS COMPLIMENT U7 : HALF ADDER port map (
ones compliment(6), carry twos compliment(5), twos complimented bit(7), twos com
plimented bit(6));
end TWOS COMPLIMENT ARCHITECTURE;
PARTIAL AND OPERATION
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity PARTIAL AND OPERATION is
port
( input a : in std logic vector (7 downto 0);
partial and : out std logic vector (36 downto 0)
);
end PARTIAL AND OPERATION;
architecture PARTIAL AND OPERATION ARCHITECTURE of PARTIAL AND OPERATION is
component TWO INPUT AND GATE
port
a : in std logic;
b : in std logic;
 c : out std logic
end component;
begin
product u0 : TWO INPUT AND GATE port map (
input a(0), input a(0), partial and(0));
product u1 : TWO INPUT AND GATE port map ( '0', '0', partial and (1));
product u2 : TWO INPUT AND GATE port map (
input a(1), input a(0), partial and(2));
```

```
product u3 : TWO INPUT AND GATE port map (
input a(1), input a(1), partial and(3));
product u4 : TWO INPUT AND GATE port map (
input a(2), input a(0), partial and(4));
product u5 : TWO INPUT AND GATE port map (
input a(3), input a(0), partial and (5));
product u6 : TWO INPUT AND GATE port map (
input a(2), input a(1), partial and(6));
product u7 : TWO INPUT AND GATE port map (
input a(2), input a(2), partial and (7));
product_u8 : TWO_INPUT AND GATE port map (
input a(4), input a(0), partial and(8));
product u9 : TWO INPUT AND GATE port map (
input a(3), input a(1), partial and(9));
product u10 : TWO INPUT AND GATE port map (
input a(5), input a(0), partial and(10));
product ul1 : TWO INPUT AND GATE port map (
input a(4), input a(1), partial and(11));
product u12 : TWO INPUT AND GATE port map (
input a(3), input a(2), partial and(12));
product u13 : TWO INPUT AND GATE port map (
input a(3), input a(3), partial and(13));
product u14 : TWO INPUT AND GATE port map (
input a(6), input a(0), partial and (14));
product u15 : TWO INPUT AND GATE port map (
input a(5), input a(1), partial and(15));
product u16 : TWO INPUT AND GATE port map (
input a(4), input a(2), partial and(16));
product u17 : TWO INPUT AND GATE port map (
input a(7), input a(0), partial and (17));
product u18 : TWO INPUT AND GATE port map (
input a(6), input a(1), partial and(18));
product u19 : TWO INPUT AND GATE port map (
input a(5), input a(2), partial and(19));
product u20 : TWO INPUT AND GATE port map (
input a(4), input a(3), partial and(20));
product u21 : TWO INPUT AND GATE port map (
input a(4), input a(4), partial and (21));
product u22 : TWO INPUT AND GATE port map (
input a(7), input a(1), partial and (22));
product u23 : TWO INPUT AND GATE port map (
input a(6), input a(2), partial and(23));
product u24 : TWO INPUT AND GATE port map (
input a(5), input a(3), partial and(24));
product u25 : TWO INPUT AND GATE port map (
input_a(7),input_a(2),partial and(25));
product u26 : TWO INPUT AND GATE port map (
input a(6), input a(3), partial and(26));
product u27 : TWO INPUT AND GATE port map (
input a(5), input a(4), partial and (27));
product u28 : TWO INPUT AND GATE port map (
input a(5), input a(5), partial and(28));
product u29 : TWO INPUT AND GATE port map (
input a(7), input a(3), partial and (29));
product u30 : TWO INPUT AND GATE port map (
input a(6), input a(4), partial and(30));
```

```
product u31 : TWO INPUT AND GATE port map (
input a(7), input a(4), partial and(31));
product u32 : TWO INPUT AND GATE port map (
input_a(6),input_a(5),partial and(32));
product u33 : TWO INPUT AND GATE port map (
input a(6), input a(6), partial and(33));
product u34 : TWO INPUT AND GATE port map (
input a(7), input a(5), partial and (34));
product u35 : TWO INPUT AND GATE port map (
input a(7), input a(6), partial and(35));
product u36 : TWO INPUT AND GATE port map (
input_a(7),input_a(7),partial and(36));
end PARTIAL AND OPERATION ARCHITECTURE;
A SQUARE OPERATION
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity A SQUARE is
port
( input and: in std logic vector (36 downto 0);
A SQUARE 1 :out std logic vector (15 downto 0)
);
end A SQUARE;
architecture A SQUARE ARCHITECTURE of A SQUARE is
signal carry and : std logic vector (27 downto 0);
signal adder out : std logic vector (30 downto 0);
component HALF ADDER
port
(
in a : in std logic;
in b : in std logic;
carryout : out std logic;
sum : out std logic
end component;
component FULL ADDER
port
(
in a : in std logic;
in b : in std logic;
```

in_c : in std_logic;
carry : out std logic;

```
sum : out std logic
);
end component;
begin
LINE 0 U1 : A SQUARE 1(0) \le input and(0);
LINE 1 U1 : A SQUARE 1(1) \le input and (1);
LINE 2 U1 : HALF ADDER port map
(input and(2),input and(3),carry and(0),A SQUARE 1(2));
LINE 3 U1 : HALF ADDER port map
(carry and (0), input and (4), carry and (1), A SQUARE 1(3));
LINE 4 U1 : FULL ADDER port map
(input and (5), input and (6), input and (7), carry and (2), adder out (0));
LINE 4 U2 : HALF ADDER port map
(adder out (0), carry and (1), carry and (3), A SQUARE 1(4));
LINE 5 U1 : FULL ADDER port map
(input and(8), input and(9), carry and(2), carry and(4), adder out(1));
LINE 5 U2 : HALF ADDER port map
(adder out (1), carry and (3), carry and (5), A SQUARE 1(5));
LINE 6 U1 : FULL ADDER port map
(input and (10), input and (11), input and (12), carry and (6), adder out (2));
LINE 6 U2 : FULL ADDER port map
(input and (13), adder out (2), carry and (4), carry and (7), adder out (3));
LINE 6 U4 : HALF ADDER port map
(adder out (3), carry and (5), carry and (8), A SQUARE 1(6));
LINE 7 U1 : FULL ADDER port map
(input and (14), input and (15), input and (16), carry and (9), adder out (4));
LINE 7 U2 : FULL ADDER port map
(adder out (4), carry and (6), carry and (7), carry and (10), adder out (5));
LINE 7 U3 : HALF ADDER port map
(adder out(5), carry and(8), carry and(11), A SQUARE 1(7));
LINE 8 U1 : FULL ADDER port map
(input and (17), input and (18), input and (19), carry and (12), adder out (6));
LINE 8 U2 : FULL ADDER port map
(input and (20), carry and (9), adder out (6), carry and (13), adder out (7));
LINE 8 U3 : FULL ADDER port map
(adder out (7), input and (21), carry and (10), carry and (14), adder out (8));
LINE 8 U4 : HALF ADDER port map
(adder out (8), carry and (11), carry and (15), A SQUARE 1(8));
LINE 9 U1 : FULL ADDER port map
(input and (22), input and (23), input and (24), carry and (16), adder out (9));
LINE 9 U2 : FULL ADDER port map
(adder out (9), carry and (12), carry and (13), carry and (17), adder out (10));
LINE 9 U3 : FULL ADDER port map
(adder out (10), carry and (14), carry and (15), carry and (18), A SQUARE 1(9));
```

```
LINE 10 U1 : FULL ADDER port map
(input and (25), input and (26), input and (27), carry and (19), adder out (11));
LINE 10 U2 : FULL ADDER port map
(adder out (11), input and (28), carry and (16), carry and (20), adder out (12));
LINE 10 U3 : FULL ADDER port map
(adder out (12), carry and (17), carry and (18), carry and (21), A SQUARE 1(10));
LINE 11 U1 : FULL ADDER port map
(input and (29), input and (30), carry and (19), carry and (22), adder out (13));
LINE 11 U2 : FULL ADDER port map
(adder out (13), carry and (20), carry and (21), carry and (23), A SQUARE 1(11));
LINE 12 U1 : FULL ADDER port map
(input and (31), input and (32), input and (33), carry and (24), adder out (14));
LINE 12 U2 : FULL ADDER port map
(adder out (14), carry and (23), carry and (22), carry and (25), A SQUARE 1(12));
LINE 13 U2 : FULL ADDER port map
(input and (34), carry and (24), carry and (25), carry and (26), A SQUARE 1(13));
LINE 14 U1 : FULL ADDER port map
(input and (35), input and (36), carry and (26), carry and (27), A SQUARE 1(14));
LINE 15 U1: A SQUARE 1(15) \le  and (27);
end A SQUARE ARCHITECTURE;
MINUS ONE
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity MINUS ONE is
port(
  input a : in std logic vector (15 downto 0);
  a sq 1 : out std logic vector (15 downto 0)
);
end MINUS ONE;
architecture MINUS ONE ARCHITECTURE of MINUS ONE is
component HALF_ADDER
port
(
in a : in std logic;
in b : in std logic;
carryout : out std logic;
sum : out std logic
```

```
);
end component;
component FULL ADDER
port
(
in a : in std logic;
in b : in std logic;
in c : in std logic;
carry : out std logic;
sum : out std logic
);
end component;
signal carryout : std logic vector (15 downto 0);
begin
LINEO U1: HALF ADDER port map (input a(0), '1', carryout(0), a sq 1(0));
LINE1 U1 : FULL ADDER port map
(input a(1),'1',carryout(0),carryout(1),a sq 1(1));
LINE2 U1 : FULL ADDER port map
(input a(2),'1',carryout(1),carryout(2),a sq 1(2));
LINE3 U1 : FULL ADDER port map
(input a(3),'1',carryout(2),carryout(3),a sq 1(3));
LINE4 U1 : FULL ADDER port map
(input a(4),'1',carryout(3),carryout(4),a sq 1(4));
LINE5 U1 : FULL ADDER port map
(input a(5),'1',carryout(4),carryout(5),a sq 1(5));
LINE6 U1 : FULL ADDER port map
(input_a(6),'1',carryout(5),carryout(6),a_sq_1(6));
LINE7 U1 : FULL ADDER port map
(input a(7), '1', carryout(6), carryout(7), a sq 1(7));
LINE8 U1 : FULL ADDER port map
(input a(8), '1', carryout(7), carryout(8), a sq 1(8));
LINE9 U1 : FULL ADDER port map
(input a(9), '1', carryout(8), carryout(9), a sq 1(9));
LINE10 U1 : FULL ADDER port map
(input a(10),'1',carryout(9),carryout(10),a sq 1(10));
LINE11 U1 : FULL ADDER port map
(input a(11), '1', carryout(10), carryout(11), a sq 1(11));
LINE12 U1 : FULL ADDER port map
(input a (12), '1', carryout (11), carryout (12), a sq 1 (12));
LINE13 U1 : FULL ADDER port map
(input a(13),'1',carryout(12),carryout(13),a sq 1(13));
LINE14 U1 : FULL ADDER port map
(input a(14),'1',carryout(13),carryout(14),a sq 1(14));
LINE15 U1 : FULL ADDER port map
(input a(15),'1',carryout(14),carryout(15),a sq 1(15));
end MINUS ONE ARCHITECTURE;
```

A SQUARE MINUS ONE

```
library IEEE;
```

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity A SQUARE MINUS 1 is
port
(input a : in std logic vector (7 downto 0);
 clk : in std logic;
 a squared minus 1 : out std logic vector (15 downto 0)
end A_SQUARE MINUS 1;
architecture A SQUARE MINUS 1 ARCHITECTURE of A SQUARE MINUS 1 is
component D FLIP FLOP
port(
D,clk: in STD LOGIC;
Q,QBAR : out STD LOGIC);
end component;
component TWOS COMPLIMENT
( input a : in std logic vector (7 downto 0);
 clk : in std logic;
 twos_complimented_bit : out std logic vector (7 downto 0)
end component;
signal twos compliment out : std logic vector (7 downto 0);
component PARTIAL AND OPERATION
( input a : in std logic vector (7 downto 0);
partial and : out std logic vector (36 downto 0)
end component;
signal partial and out : std logic vector (36 downto 0);
component A SQUARE
port
( input and: in std logic vector (36 downto 0);
A SQUARE 1 :out std logic vector (15 downto 0)
);
end component;
signal square and out : std logic vector (36 downto 0);
signal a squared minus 1 register : std logic vector (15 downto 0);
signal a register bar : std logic vector (15 downto 0);
component MINUS ONE is
port(
  input a : in std logic vector (15 downto 0);
  a sq 1 : out std logic vector (15 downto 0)
);
end component;
```

begin

```
TWOS COMPONENT U1: TWOS COMPLIMENT port map (input a (7 downto
0),clk,twos compliment out(7 downto 0));
PARTIAL AND OPERATION U1 : PARTIAL AND OPERATION port map
(twos compliment out (7 downto 0), partial and out (36 downto 0));
WALLACE TREE U1 : A SQUARE port map (partial and out (36 downto
0), square and out (15 \text{ downto } 0);
MINUS ONE U1: MINUS ONE port map (square and out (15 downto 0),
a squared minus 1 register (15 downto 0));
--- load to register
OUTPUT REGISTER U0 : D FLIP FLOP port map (
a squared minus 1 register(0), clk, a squared minus 1(0), a register bar(0));
OUTPUT REGISTER U1 : D FLIP FLOP port map (
a squared minus 1 register (1), clk, a squared minus 1(1), a register bar(1));
OUTPUT REGISTER U2 : D FLIP FLOP port map (
a_squared_minus_1_register(2),clk,a squared minus 1(2),a register bar(2));
OUTPUT REGISTER U3 : D FLIP FLOP port map (
a squared minus 1 register(3),clk,a squared minus 1(3),a register bar(3));
OUTPUT REGISTER U4 : D FLIP FLOP port map (
a squared minus 1 register (\frac{4}{4}), clk, a squared minus 1(\frac{4}{4}), a register bar (\frac{4}{4});
OUTPUT REGISTER U5 : D FLIP FLOP port map (
a squared minus 1 register (5), clk, a squared minus 1(5), a register bar (5));
OUTPUT REGISTER U6 : D FLIP_FLOP port map (
a squared minus 1 register(6), clk, a squared minus 1(6), a register bar(6));
OUTPUT REGISTER U7 : D FLIP FLOP port map (
a squared minus 1 register (7), clk, a squared minus 1(7), a register bar(7));
OUTPUT REGISTER U8 : D FLIP FLOP port map (
a squared minus 1 register(8), clk, a squared minus 1(8), a register bar(8));
OUTPUT REGISTER U9 : D FLIP FLOP port map (
a squared minus 1 register(9),clk,a squared minus 1(9),a register bar(9));
OUTPUT REGISTER U10 : D FLIP FLOP port map (
a squared minus 1 register(10),clk,a squared minus 1(10),a register bar(10));
OUTPUT REGISTER U11 : D FLIP FLOP port map (
a squared minus 1 register(11), clk, a squared minus 1(11), a register bar(11));
OUTPUT REGISTER U12 : D FLIP FLOP port map (
a squared minus 1 register (12), clk, a squared minus 1(12), a register bar(12));
OUTPUT REGISTER U13 : D FLIP FLOP port map (
a squared minus 1 register (13), clk, a squared minus 1(13), a register bar(13));
OUTPUT REGISTER U14 : D FLIP FLOP port map (
a squared minus 1 register (14), clk, a squared minus 1(14), a register bar(14));
OUTPUT REGISTER U15 : D FLIP FLOP port map (
a squared minus 1 register (15), clk, a squared minus 1(15), a register bar(15));
end A SQUARE MINUS 1 ARCHITECTURE;
ARITHMATICAL LOGICAL UNIT
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

```
use IEEE.STD LOGIC ARITH.ALL;
entity ARITHMATIC LOGICAL UNIT is
port(
INPUT A : in std logic vector (7 downto 0);
CLOCK : in std logic ;
LOAD: in std logic ;
CLEAR:
          in std logic;
OUTPUT: out std logic vector (15 downto 0);
END FLAG: out std logic
);
end ARITHMATIC LOGICAL UNIT;
architecture ARITHMATIC LOCICAL UNIT ARCHITECTURE of ARITHMATIC LOGICAL UNIT
is
component A SQUARE MINUS 1
port
( input a : in std logic vector (7 downto 0);
 clk : in std logic;
  a squared minus 1 : out std logic vector (15 downto 0)
);
end component;
signal output results : std logic vector (15 downto 0);
begin
A SQUARE MINUS 1 U1 : A SQUARE MINUS 1 port map
(INPUT A, CLOCK, output results (15 downto 0));
    process(CLOCK, CLEAR, LOAD)
   begin
```

```
if CLEAR = '1' then
        OUTPUT <= "000000000000000";
    END FLAG<='0';</pre>
        else
                     if LOAD'event and LOAD='0' then
            OUTPUT<=output results;
            END FLAG <='1';</pre>
            end if;
        end if;
   end process;
end ARITHMATIC LOCICAL_UNIT_ARCHITECTURE;
ALU TEST BENCH
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.all;
ENTITY ALU_TEST_BENCH IS
END ALU_TEST_BENCH;
ARCHITECTURE behavior OF ALU_TEST_BENCH IS
component ARITHMATIC LOGICAL UNIT
port(
INPUT_A : in std_logic_vector (7 downto 0);
CLOCK : in std logic ;
LOAD: in std logic ;
```

```
CLEAR: in std logic;
OUTPUT: out std_logic_vector (15 downto 0);
END FLAG: out std logic
);
end component;
  signal TB number : std logic vector (7 downto 0) := (others => '1');
  signal TB output : std logic vector (15 downto 0) := (others => '0');
 signal TB_clock : std_logic := '0';
  signal TB clear : std logic := '0';
  signal TB load : std logic := '0';
  signal TB flag : std logic := '0';
  constant load duration : time := 100 ns;
signal i:integer;
BEGIN
   uut: ARITHMATIC LOGICAL UNIT PORT MAP (
         INPUT_A => TB_number,
         CLOCK=> TB clock,
         CLEAR => TB clear,
         LOAD => TB load,
         OUTPUT => TB output,
     END FLAG =>TB flag
       );
  process
  begin
```

```
for i in 0 to 255 loop

tb_load <= '1';

tb_clock <= '1';

wait for load_duration/2;

tb_clock <= '0';

tb_load <= '0';

wait for load_duration/2;

TB_number <= TB_number - x"1";

end loop;
end process;

END;</pre>
```

COEN 6501: DESIGN OF ALU

References

- [1] NOTES, C. 6. (n.d.). CONCORDIA UNIVERSITY. Retrieved from COEN 6501: https://users.encs.concordia.ca/~asim/COEN_6501/Lecture_Notes/Lecture_Notes.htm
- [2] OR GATE(n.d.). Retrieved from https://th.wikipedia.org/wiki/%E0%B9%84%E0%B8%9F%E0%B8%A5%E0%B9%8C:Logic-gate-or-us.png
- [3] FULL ADDER, H. (n.d.). Retrieved from https://en.wikipedia.org/wiki/Adder_(electronics)
- [4] FLOP, D. F. (n.d.). Retrieved from http://worldclassprogramme.com/D-FlipFlop.php
- [5] NAND GATE, N. (n.d.). Retrieved from https://simple.wikipedia.org/wiki/NAND_gate
- [6] THREE INPUT NANDGATE, T. I. (n.d.). Retrieved from https://i.stack.imgur.com/Nh942.png
- [7] XOR GATE, X. (n.d.). Retrieved from https://de.wikipedia.org/wiki/Datei:Logic-gate-xor-us.png
- [8] AND GATE WIKIPEDIA. (n.d.). Retrieved from https://de.wikipedia.org/wiki/Datei:Logic-gate-and-us.png
- [9] HALF ADDER, F. (n.d.). Retrieved from https://th.wikipedia.org/wiki/%E0%B8%A7%E0%B8%87%E0%B8%88%E0%B8%A3%E0%B8%9A%E0%B8%87%E0%B8%81