

# TPS62125 3-V to 17-V, 300-mA Step-Down Converter With Adjustable Enable Threshold and Hysteresis

## 1 Features

- Wide Input Voltage Range 3 V to 17 V
- Input Supply Voltage Supervisor (SVS) With Adjustable Threshold and Hysteresis Consuming Typical 6- $\mu$ A Quiescent Current
- Wide Output Voltage Range 1.2 V to 10 V
- Typical 13- $\mu$ A Quiescent Current
- 350-nA Typical Shutdown Current
- Seamless Power Save Mode Transition
- DCS-Control™ Scheme
- Low Output Ripple Voltage
- Up to 1-MHz Switching Frequency
- Highest Efficiency over Wide  $V_{IN}$  and  $V_{OUT}$  Range
- Pin to Pin Compatible with TPS62160/70
- 100% Duty Cycle Mode
- Power Good Open Drain Output
- Output Discharge Function
- Small 2-mm × 2-mm 8-pin WSON Package

## 2 Applications

- Embedded Processing
- 4-Cell Alkaline, 1- to 4-Cell Li-Ion Battery-Powered Applications
- 9-V to 15-V Standby Power Supply
- Energy Harvesting
- Inverter (Negative  $V_{OUT}$ )

## 3 Description


The TPS62125 device is a high-efficiency synchronous step-down converter optimized for low and ultralow power applications providing up to 300-mA output current. The wide input voltage range of 3 V to 17 V supports 4-cell alkaline and 1- to 4-cell Li-Ion batteries in series configuration as well as 9-V to 15-V powered applications. The device includes a precise low-power enable comparator which can be used as an input supply voltage supervisor (SVS) to address system specific power-up and power-down requirements. The enable comparator consumes only 6- $\mu$ A quiescent current and features an accurate threshold of 1.2 V typical as well as an adjustable hysteresis. With this feature, the converter can generate a power supply rail by extracting energy from a storage capacitor fed from high impedance sources such as solar panels or current loops. With its DCS-Control scheme the converter provides power-save mode operation to maintain highest efficiency over the entire load current range. At light loads the converter operates in pulse frequency modulation (PFM) mode and transitions seamlessly and automatically in pulse width modulation (PWM) mode at higher load currents. The DCS-Control™ scheme is optimized for low-output ripple voltage in PFM mode in order to reduce output noise to a minimum and features excellent AC load regulation. An open-drain power good output indicates once the output voltage is in regulation.

## Device Information<sup>(1)</sup>


| PART NUMBER | PACKAGE  | BODY SIZE (NOM)   |
|-------------|----------|-------------------|
| TPS62125    | WSON (8) | 2.00 mm × 2.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Typical Application Schematic



## Efficiency vs Input Voltage



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

|  |          |  |           |
|--|----------|--|-----------|
| <b>1 Features .....</b>                        | <b>1</b> | <b>8 Application and Implementation .....</b>        | <b>13</b> |
| <b>2 Applications .....</b>                    | <b>1</b> | <b>8.1 Application Information.....</b>              | <b>13</b> |
| <b>3 Description .....</b>                     | <b>1</b> | <b>8.2 Typical Application .....</b>                 | <b>13</b> |
| <b>4 Revision History.....</b>                 | <b>2</b> | <b>8.3 System Examples .....</b>                     | <b>26</b> |
| <b>5 Pin Configuration and Functions .....</b> | <b>3</b> | <b>9 Power Supply Recommendations .....</b>          | <b>28</b> |
| <b>6 Specifications.....</b>                   | <b>4</b> | <b>10 Layout.....</b>                                | <b>28</b> |
| 6.1 Absolute Maximum Ratings .....             | 4        | 10.1 Layout Guidelines .....                         | 28        |
| 6.2 ESD Ratings.....                           | 4        | 10.2 Layout Example .....                            | 28        |
| 6.3 Recommended Operating Conditions .....     | 4        | <b>11 Device and Documentation Support .....</b>     | <b>29</b> |
| 6.4 Thermal Information .....                  | 4        | 11.1 Device Support.....                             | 29        |
| 6.5 Electrical Characteristics.....            | 5        | 11.2 Receiving Notification of Documentation Updates | 29        |
| 6.6 Typical Characteristics .....              | 7        | 11.3 Community Resources.....                        | 29        |
| <b>7 Detailed Description .....</b>            | <b>9</b> | 11.4 Trademarks .....                                | 29        |
| 7.1 Overview .....                             | 9        | 11.5 Electrostatic Discharge Caution .....           | 29        |
| 7.2 Functional Block Diagram .....             | 9        | 11.6 Glossary .....                                  | 29        |
| 7.3 Feature Description.....                   | 10       | <b>12 Mechanical, Packaging, and Orderable</b>       | <b>29</b> |
| 7.4 Device Functional Modes.....               | 10       | <b>Information .....</b>                             | <b>29</b> |


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision D (July 2015) to Revision E | Page |
|---|------|
| • Added SW node AC abs max ratings .....          | 4    |

| Changes from Revision C (December 2013) to Revision D  | Page |
|--|------|
| • Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section ..... | 1    |

## 5 Pin Configuration and Functions



### Pin Functions

| PIN                 |     | I/O | DESCRIPTION   |
|---------------------|-----|-----|---|
| NAME                | NO. |     |   |
| EN                  | 3   | IN  | Input pin for the enable comparator. Pulling this pin to GND turns the device into shutdown mode. The DC/DC converter is enabled once the rising voltage on this pin trips the enable comparator threshold, $V_{TH\ EN\ ON}$ of typ. 1.2 V. The DC/DC converter is turned off once a falling voltage on this pin trips the threshold, $V_{TH\ EN\ OFF}$ of typ. 1.15 V. The comparator threshold can be increased by connecting an external resistor to pin EN_hys. See also application section. This pin must be terminated.  |
| EN_hys              | 4   | OUT | Enable hysteresis open-drain output. This pin is pulled to GND when the voltage on the EN pin is below the comparator threshold $V_{TH\ EN\ ON}$ of typ. 1.2 V and the comparator has not yet tripped. The pin is high impedance once the enable comparator has tripped and the voltage at the pin EN is above the threshold $V_{TH\ EN\ ON}$ . The pin is pulled to GND once the falling voltage on the EN pin trips the threshold $V_{TH\ EN\ OFF}$ (1.15 V typical). This pin can be used to increase the hysteresis of the enable comparator. If not used, tie this pin to GND, or leave it open.   |
| FB                  | 5   | IN  | This is the feedback pin for the regulator. An external resistor divider network connected to this pin sets the output voltage. In case of fixed output voltage option, the resistor divider is integrated and the pin need to be connected directly to the output voltage.   |
| GND                 | 1   | PWR | GND supply pin.   |
| PG                  | 8   | OUT | Open drain power good output. This pin is internally pulled to GND when the device is disabled or the output voltage is below the PG threshold. The pin is floating when the output voltage is in regulation and above the PG threshold. For power good indication, the pin can be connected via a pull up resistor to a voltage rail up to 10 . The pin can sink a current up to 0.4 mA and maintain the specified high/low voltage levels. It can be used to discharge the output capacitor with up to 10 mA. In this case the current into the pin must be limited with an appropriate pull up resistor. More details can be found in the application section. If not used, leave the pin open, or connect to GND. |
| SW                  | 7   | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this pin. Do not tie this pin to VIN, VOUT or GND.   |
| VIN                 | 2   | PWR | $V_{IN}$ power supply pin.  |
| VOS                 | 6   | IN  | This is the output voltage sense pin for the DCS-Control circuitry. This pin must be connected to the output voltage of the DC/DC converter.  |
| Exposed Thermal PAD | –   | –   | This pad must be connected to GND.  |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

|   |  | MIN  | MAX                    | UNIT |
|---|--|------|------------------------|------|
| Pin voltage <sup>(2)</sup>                    | VIN                                    | -0.3 | 20                     | V    |
|   | SW (DC)                                | -0.3 | $V_{IN} + 0.3\text{V}$ | V    |
|   | SW (AC, less than 10ns) <sup>(3)</sup> | -3.0 | 23.5                   | V    |
|   | EN                                     | -0.3 | $V_{IN} + 0.3$         | V    |
|   | FB                                     | -0.3 | 3.6                    | V    |
|   | VOS, PG                                | -0.3 | 12                     | V    |
|   | EN_hys                                 | -0.3 | 7                      | V    |
| Power good sink current                       | $I_{PG}$                               |      | 10                     | mA   |
| EN_hys sink current                           | $I_{EN\_hys}$                          |      | 3                      | mA   |
| Maximum operating junction temperature, $T_J$ |  | -40  | 125                    | °C   |
| Storage temperature, $T_{stg}$                |  | -65  | 150                    | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal GND.

(3) While switching

### 6.2 ESD Ratings

|             |                         | VALUE  | UNIT  |
|-------------|-------------------------|--|-------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 |
|             |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> |       |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

|                           |   | MIN | NOM | MAX | UNIT |
|---------------------------|---|-----|-----|-----|------|
| $V_{IN}$                  | Supply voltage  | 3   | 17  |     | V    |
| Output current capability | 3 V ≤ $V_{IN} < 6$ V  |     |     | 200 | mA   |
|                           | 6 V ≤ $V_{IN} \leq 17$ V  |     |     | 300 |      |
| $T_A$                     | Operating ambient temperature <sup>(1)</sup> (Unless Otherwise Noted) | -40 | 85  |     | °C   |
| $T_J$                     | Operating junction temperature,                                       | -40 | 125 |     | °C   |

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A(max)}$ ) is dependent on the maximum operating junction temperature ( $T_{J(max)}$ ) and the maximum power dissipation of the device in the application ( $P_{D(max)}$ ); for more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> | TPS62125                                     | UNIT |      |
|-------------------------------|--|------|------|
|                               | DSG (WSON)                                   |      |      |
|                               | 8 PINS                                       |      |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 65.2 | °C/W |
| $R_{\theta JC(\text{top})}$   | Junction-to-case (top) thermal resistance    | 93.3 | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 30.1 | °C/W |
| $\psi_{JT}$                   | Junction-to-top characterization parameter   | 0.5  | °C/W |
| $\psi_{JB}$                   | Junction-to-board characterization parameter | 47.4 | °C/W |
| $R_{\theta JC(\text{bot})}$   | Junction-to-case (bottom) thermal resistance | 7.2  | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ , typical values are at  $T_A = 25^\circ\text{C}$  (unless otherwise noted),  $V_{IN} = 12\text{ V}$

| PARAMETER  | TEST CONDITIONS                               | MIN  | TYP    | MAX  | UNIT          |
|--|---|--|--------|------|---------------|
| <b>SUPPLY</b>  |   |  |        |      |               |
| $V_{IN}$   | Input voltage range <sup>(1)</sup>            | 3  | 17     |      | V             |
| $V_{OUT}$  | Output voltage range                          | 1.2  | 10     |      | V             |
| $I_Q$  | Quiescent current                             | $I_{OUT} = 0\text{ mA}$ , device not switching, $EN = V_{IN}$ , regulator sleeps   | 13     | 23   | $\mu\text{A}$ |
|  |   | $I_{OUT} = 0\text{ mA}$ , device switching, $V_{IN} = 7.2\text{ V}$ , $V_{OUT} = 1.2\text{ V}$ , $L = 22\text{ }\mu\text{H}$ | 14     |      | $\mu\text{A}$ |
|  |   | $V_{IN} = 5\text{ V}$ , $EN = 1.1\text{ V}$ , enable comparator active, device DC/DC converter off                           | 6      | 11   | $\mu\text{A}$ |
| $I_{Active}$   | Active mode current consumption               | $V_{IN} = 5\text{ V} = V_{OUT}$ , $T_A = 25^\circ\text{C}$ , high-side MOSFET switch fully turned on (100% mode)             | 230    | 275  | $\mu\text{A}$ |
| $I_{SD}$   | Shutdown current <sup>(2)</sup>               | Enable comparator off, $EN < 0.4\text{ V}$ , $V_{OUT} = SW = 0\text{ V}$ , $V_{IN} = 5\text{ V}$                             | 0.35   | 2.4  | $\mu\text{A}$ |
| $V_{UVLO}$   | Undervoltage lockout threshold                | Falling $V_{IN}$   | 2.8    | 2.85 | V             |
|  |   | Rising $V_{IN}$  | 2.9    | 2.95 | V             |
| <b>ENABLE COMPARATOR THRESHOLD AND HYSTERESIS (EN, EN_hys)</b> |   |  |        |      |               |
| $V_{TH\ EN\ ON}$   | EN pin threshold rising edge                  | $3\text{ V} \leq V \leq 17\text{ V}$   | 1.16   | 1.20 | 1.24          |
| $V_{TH\ EN\ OFF}$  | EN pin threshold falling edge                 |  | 1.12   | 1.15 | 1.19          |
| $V_{TH\ EN\ Hys}$  | EN pin hysteresis IN                          |  | 50     |      | mV            |
| $I_{IN\ EN}$   | Input bias current into EN pin                | $EN = 1.3\text{ V}$  | 0      | 50   | nA            |
| $V_{EN\_hyst}$   | EN_hyst pin output low                        | $I_{EN\_hyst} = 1\text{ mA}$ , $EN = 1.1\text{ V}$   |        | 0.4  | V             |
| $I_{IN\ EN\_hyst}$   | Input bias current into EN_hyst pin           | $EN\_hyst = 1.3\text{ V}$  | 0      | 50   | nA            |
| <b>POWER SWITCH</b>  |   |  |        |      |               |
| $R_{DS(ON)}$   | High-side MOSFET ON-resistance                | $V_{IN} = 3\text{ V}$ , $I = 100\text{ mA}$  | 2.4    | 4    | $\Omega$      |
|  |   | $V_{IN} = 12\text{ V}$ , $I = 100\text{ mA}$   | 1.5    | 2.6  |               |
|  | Low-side MOSFET ON-resistance                 | $V_{IN} = 3\text{ V}$ , $I = 100\text{ mA}$  | 0.75   | 1.3  |               |
|  |   | $V_{IN} = 12\text{ V}$ , $I = 100\text{ mA}$   | 0.6    | 1    |               |
| $I_{LIMF}$   | Switch current limit high-side MOSFET         | $V_{IN} = 12\text{ V}$   | 600    | 750  | 900           |
| $T_{SD}$   | Thermal shutdown                              | Increasing junction temperature  | 150    |      | °C            |
|  | Thermal shutdown hysteresis                   | Decreasing junction temperature  | 20     |      | °C            |
| <b>OUTPUT</b>  |   |  |        |      |               |
| $t_{ONmin}$  | Minimum ON-time                               | $V_{IN} = 5\text{ V}$ , $V_{OUT} = 2.5\text{ V}$   | 500    |      | ns            |
| $t_{OFFmin}$   | Minimum OFF-time                              | $V_{IN} = 5\text{ V}$  | 60     |      | ns            |
| $V_{REF\_FB}$  | Internal reference voltage of error amplifier |  | 0.808  |      | V             |
| $V_{FB}$   | Feedback voltage accuracy                     | Referred to internal reference ( $V_{REF\_FB}$ )   | -2.5%  | 0%   | 2.5%          |
|  | Feedback voltage line regulation              | $I_{OUT} = 100\text{ mA}$ , $5\text{ V} \leq V_{IN} \leq 17\text{ V}$ , $V_{OUT} = 3.3\text{ V}^{(3)}$                       | -0.05  |      | %/V           |
|  | Feedback voltage load regulation              | $V_{OUT} = 3.3\text{ V}$ ; $I_{OUT} = 1\text{ mA}$ to $300\text{ mA}$ , $V_{IN} = 12\text{ V}^{(3)}$                         | -0.004 |      | %/mA          |
| $I_{IN\_FB}$   | Input bias current into FB pin                | $V_{FB} = 0.8\text{ V}$  | 0      | 50   | nA            |
| $t_{Start}$  | Regulator start-up time                       | Time from EN high to device starts switching, $V_{IN} = 5\text{ V}$  | 50     |      | $\mu\text{s}$ |
| $t_{Ramp}$   | Output voltage ramp time                      | Time to ramp up $V_{OUT} = 1.8\text{ V}$ , no load   | 200    |      |               |
| $I_{LK\_SW}$   | Leakage current into SW pin <sup>(4)</sup>    | $V_{OS} = V_{IN} = V_{SW} = 1.8\text{ V}$ , $EN = GND$ , device in shutdown mode   | 1.8    | 2.85 | $\mu\text{A}$ |
|  |   |  | 0      | 50   | nA            |

(1) The part is functional down to the falling UVLO (Undervoltage Lockout) threshold

(2) Current into VIN pin

(3)  $V_{OUT} = 3.3\text{ V}$ ,  $L = 15\text{ }\mu\text{H}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$


(4) An internal resistor divider network with typ. 1  $\text{M}\Omega$  total resistance is connected between SW pin and GND.

## Electrical Characteristics (continued)


$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ , typical values are at  $T_A = 25^\circ\text{C}$  (unless otherwise noted),  $V_{IN} = 12\text{ V}$

| PARAMETER                     |                              | TEST CONDITIONS                                   | MIN | TYP | MAX | UNIT |
|-------------------------------|------------------------------|---|-----|-----|-----|------|
| <b>POWER GOOD OUTPUT (PG)</b> |                              |   |     |     |     |      |
| $V_{TH\_PG}$                  | Power good threshold voltage | Rising $V_{FB}$ feedback voltage                  | 93% | 95% | 97% |      |
|                               |                              | Falling $V_{FB}$ feedback voltage                 | 87% | 90% | 93% |      |
| $V_{OL}$                      | PG pin output low voltage    | Current into PG pin $I_{PG} = 0.4\text{ mA}$      |     | 0.3 |     | V    |
| $V_{OH}$                      | PG pin output high voltage   | Open drain output, external pullup resistor       |     | 10  |     | V    |
| $I_{IN\_PG}$                  | Bias current into PG pin     | $V_{(PG)} = 3\text{ V}$ , EN = 1.3 V, FB = 0.85 V | 0   | 50  | nA  |      |


## 6.6 Typical Characteristics




**Figure 1. Shutdown Current vs. Input Voltage**




**Figure 2. Quiescent Current vs. Input Voltage**




**Figure 3. Quiescent Current vs. EN Voltage, Rising  $V_{EN}$**



**Figure 4. Quiescent Current vs.  $V_{EN}$  Voltage, Falling  $V_{EN}$**



**Figure 5. EN Comparator Thresholds vs. Input Voltage**



**Figure 6.  $R_{DS(on)}$  High-Side Switch**

## Typical Characteristics (continued)




Figure 7. R<sub>DSON</sub> Low-Side Switch (Rectifier)

## 7 Detailed Description


### 7.1 Overview

The TPS62125 high-efficiency synchronous switch mode buck converter includes TI's DCS-Control (Direct Control with Seamless Transition into Power-Save Mode), an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control are excellent AC load regulation and transient response, low-output ripple voltage and a seamless transition between PFM and PWM mode operation.

DCS-Control includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors. The DCS-Control topology supports pulse width modulation (PWM) mode for medium and high load conditions and a power-save mode at light loads. During PWM mode, it operates in continuous conduction. The switch frequency is up to 1 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamlessly enters power-save mode to maintain high efficiency down to very light loads. In power-save mode the switching frequency varies linearly with the load current. Because DCS-Control supports both operation modes within one single building block, the transition from PWM to power-save mode is seamless without effects on the output voltage. The TPS62125 offers both excellent DC voltage and superior load transient regulation, combined with very low-output voltage ripple, minimizing interference with RF circuits.

At high load currents the converter operates in quasi fixed frequency PWM mode operation and at light loads in pulse frequency modulation (PFM) mode to maintain highest efficiency over the full load current range. In PFM mode, the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve a quiescent current of typically 13  $\mu$ A. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Undervoltage Lockout

In addition to the EN comparator, the device includes an under-voltage lockout circuit which prevents the device from misoperation at low input voltages. Both circuits are fed to an AND gate and prevents the converter from turning on the high-side MOSFET switch or low-side MOSFET under undefined conditions. The UVLO threshold is set to 2.9 V typical for rising  $V_{IN}$  and 2.8 V typical for falling  $V_{IN}$ . The hysteresis between rising and falling UVLO threshold ensures proper start-up. Fully functional operation is permitted for an input voltage down to the falling UVLO threshold level. The converter starts operation again once the input voltage trips the rising UVLO threshold level and the voltage at the EN pin trips  $V_{TH\_EN\_ON}$ .

### 7.3.2 Enable Comparator (EN / EN\_hys)

The EN pin is connected to an on/shutdown detector (ON/SD) and an input of the enable comparator. With a voltage level of 0.4 V or less at the EN pin, the ON/SD detector turns the device into Shutdown mode and the quiescent current is reduced to typically 350 nA. In this mode the EN comparator as well the entire internal-control circuitry are switched off. A voltage level of typical 900 mV (rising) at the EN pin triggers the on/shutdown detector and activates the internal reference  $V_{REF}$  (typical 1.2 V), the EN comparator and the UVLO comparator. In applications with slow rising voltage levels at the EN pin, the quiescent current profile before this trip point needs to be considered, see [Figure 3](#). Once the ON/SD detector has tripped, the quiescent current consumption of the device is typical 6  $\mu$ A. The TPS62125 starts regulation once the voltage at the EN pin trips the threshold  $V_{EN\_TH\_ON}$  (typical 1.2 V) and the input voltage is above the UVLO threshold. It enters softstart and ramps up the output voltage. For proper operation, the EN pin must be terminated and must not be left floating. The quiescent current consumption of the TPS62125 is typical 13  $\mu$ A under no load condition (not switching). See [Figure 1](#). The DC/DC regulator stops operation once the voltage on the EN pin falls below the threshold  $V_{EN\_TH\_OFF}$  (typical 1.15 V) or the input voltage falls below UVLO threshold. The enable comparator features a built in hysteresis of typical 50 mV. This hysteresis can be increased with an external resistor connected to pin EN\_hys.

### 7.3.3 Power Good Output and Output Discharge (PG)

The power good output (PG pin) is an open drain output. The circuit is active once the device is enabled. It is driven by an internal comparator connected to the FB pin voltage and an internal reference. The PG output provides a high level (open drain high impedance) once the feedback voltage exceeds typical 95% of its nominal value. The PG output is driven to low level once the FB pin voltage falls below typical 90% of its nominal value  $V_{REF\_FB}$ . The PG output goes high (high impedance) with a delay of typically 2  $\mu$ s. A pull up resistor is needed to generate a high level. The PG pin can be connected via a pull up resistors to a voltage up to 10 V. This pin can also be used to discharge the output capacitor. See section Application Information for more details.

The PG output is pulled low if the voltage on the EN pin falls below the threshold  $V_{EN\_TH\_OFF}$  or the input voltage is below the undervoltage lockout threshold UVLO.

### 7.3.4 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

## 7.4 Device Functional Modes

### 7.4.1 Pulse Width Modulation (PWM) Operation

The TPS62125 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of about 1 MHz. The frequency variation in PWM mode is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$  and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters power-save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current.

## Device Functional Modes (continued)

### 7.4.2 Power-Save Mode

With decreasing load current, the TPS62125 transitions seamlessly from PWM mode to power-save mode once the inductor current becomes discontinuous. This ensures a high efficiency at light loads. In power-save mode the converter operates in pulse frequency modulation (PFM) mode and the switching frequency decreases linearly with the load current. DCS-Control features a small and predictable output voltage ripple in power-save mode. The transition between PWM mode and power-save mode occurs seamlessly in both directions.

The minimum ON-time  $T_{ON\min}$  for a single pulse can be estimated by:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times 1\mu s \quad (1)$$

Therefore the peak inductor current in PFM mode is approximately:

$$I_{LPFMpeak} = \frac{(V_{IN} - V_{OUT})}{L} \times T_{ON}$$

where

- $T_{ON}$ : High-side MOSFET switch on time [ $\mu s$ ]
  - $V_{IN}$ : Input voltage [V]
  - $V_{OUT}$ : Output voltage [V]
  - $L$ : Inductance [ $\mu H$ ]
  - $I_{LPFMpeak}$ : PFM inductor peak current [mA]
- (2)

The transition from PFM mode to PWM mode operation and back occurs at a load current of approximately  $0.5 \times I_{LPFMpeak}$ .

The maximum switching frequency can be estimated by:

$$f_{SW\max} \approx \frac{1}{1\mu s} = 1MHz \quad (3)$$

### 7.4.3 100% Duty Cycle Low Dropout Operation

The device increases the ON-time of the high-side MOSFET switch as the input voltage comes close to the output voltage in order to keep the output voltage in regulation. This reduces the switching frequency.

With further decreasing input voltage  $V_{IN}$ , the high-side MOSFET switch is turned on completely. In this case, the converter provides a low input-to-output voltage difference. This is particularly useful in applications with a widely variable supply voltage to achieve longest operation time by taking full advantage of the whole supply voltage span.

The minimum input voltage to maintain output voltage regulation depends on the load current and output voltage, and can be calculated as:

$$V_{Imin} = V_{OUT\min} + I_{OUT} \times (R_{DS(ON)\max} + R_L)$$

where

- $I_{OUT}$ : Output current
  - $R_{DS(ON)\max}$ : Maximum high-side switch  $R_{DS(ON)}$
  - $R_L$ : DC resistance of the inductor
  - $V_{OUT\min}$ : Minimum output voltage the load can accept
- (4)

### 7.4.4 Soft-Start

The TPS62125 has an internal soft-start circuit which controls the ramp up of the output voltage and limits the inrush current during start-up. This limits input voltage drop.

## Device Functional Modes (continued)

The soft-start system generates a monotonic ramp up of the output voltage and reaches an output voltage of 1.8 V typical within 240  $\mu$ s after the EN pin was pulled high. For higher output voltages, the ramp up time of the output voltage can be estimated with a ramp up slew rate of about 12 mV/us. TPS62125 is able to start into a prebiased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value. In case the output voltage is higher than the nominal value, the device starts switching once the output has been discharged by an external load or leakage current to its nominal output voltage value.

During start-up the device can provide an output current of half of the high-side MOSFET switch current limit  $I_{LIMF}$ . Large output capacitors and high load currents may exceed the current capability of the device during start-up. In this case the start-up ramp of the output voltage will be slower.

### 7.4.5 Short-Circuit Protection

The TPS62125 integrates a high-side MOSFET switch current limit,  $I_{LIMF}$ , to protect the device against a short circuit. The current in the high-side MOSFET switch is monitored by a current limit comparator and once the current reaches the limit of  $I_{LIMF}$ , the high-side MOSFET switch is turned off and the low-side MOSFET switch is turned on to ramp down the inductor current. The high-side MOSFET switch is turned on again once the zero current comparator trips and the inductor current has become zero. In this case, the output current is limited to half of the high-side MOSFET switch current limit,  $0.5 \times I_{LIMF}$ , typ. 300mA.

## 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS62125 is a high-efficiency synchronous step-down converter providing a wide output voltage range from 1.2 V to 10 V.

### 8.2 Typical Application



**Figure 8. TPS62125 3.3-V Output Voltage Configuration**

#### 8.2.1 Design Requirements

The device operates over an input voltage range from 3 V to 17 V. The output voltage is adjustable using an external feedback divider.

#### 8.2.2 Detailed Design Procedure

##### 8.2.2.1 Output Voltage Setting

The output voltage can be calculated by:

$$\begin{aligned}
 V_{OUT} &= V_{REF\_FB} \times \left( 1 + \frac{R_1}{R_2} \right) \\
 V_{OUT} &= 0.8V \times \left( 1 + \frac{R_1}{R_2} \right) \\
 R_1 &= R_2 \times \left( \frac{V_{OUT}}{0.8V} - 1 \right)
 \end{aligned} \tag{5}$$

## Typical Application (continued)


The internal reference voltage for the error amplifier,  $V_{REF\_FB}$ , is nominal 0.808 V. However for the feedback resistor divider selection, it is recommended to use the value 0.800 V as the reference. Using this value, the output voltage sets 1% higher and provides more headroom for load transients as well for line and load regulation. The current through the feedback resistors  $R_1$  and  $R_2$  should be higher than 1  $\mu$ A. In applications operating over full temperature range or in noisy environments, this current may be increased for robust operation. However, higher currents through the feedback resistors impact the light load efficiency of the converter.

[Table 1](#) shows a selection of suggested values for the feedback divider network for most common output voltages.

**Table 1. Suggested Values for Feedback Divider Network**

| <b>OUTPUT VOLTAGE</b> | <b>1.2 V</b> | <b>1.8 V</b> | <b>3.3 V</b> | <b>5 V</b> | <b>6.7 V</b> | <b>8 V</b> |
|-----------------------|--------------|--------------|--------------|------------|--------------|------------|
| R1 [kΩ]               | 180          | 300          | 1800         | 1100       | 1475         | 1800       |
| R2 [kΩ]               | 360          | 240          | 576          | 210        | 200          | 200        |

### **8.2.2.2 Enable Threshold and Hysteresis Setting**



**Figure 9. Using the Enable Comparator Threshold and Hysteresis for an Input SVS (Supply Voltage Supervisor)**

The enable comparator can be used as an adjustable input supply voltage supervisor (SVS) to start and stop the DC/DC converter depending on the input voltage level. The input voltage level,  $V_{IN\_startup}$ , at which the device starts up is set by the resistors  $R_{EN1}$  and  $R_{EN2}$  and can be calculated by :

$$V_{IN\_startup} = V_{EN\_TH\_ON} \times \left( 1 + \frac{R_{EN1}}{R_{EN2}} \right) = 1.2V \times \left( 1 + \frac{R_{EN1}}{R_{EN2}} \right) \quad (6)$$

The resistor values  $R_{FN1}$  and  $R_{FN2}$  can be calculated by:

$$R_{EN1} = R_{EN2} \times \left( \frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1 \right) = R_{EN2} \times \left( \frac{V_{IN\_startup}}{1.2V} - 1 \right) \quad (7)$$

$$R_{EN2} = \frac{R_{EN1}}{\left( \frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1 \right)} = \frac{R_{EN1}}{\left( \frac{V_{IN\_startup}}{1.2V} - 1 \right)} \quad (8)$$


The input voltage level  $V_{IN\_stop}$  at which the device will stop operation is set by  $R_{EN1}$ ,  $R_{EN2}$  and  $R_{EN\_HYS}$  and can be calculated by:

$$V_{IN\_stop} = V_{EN\_TH\_OFF} \times \left( 1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}} \right) = 1.15V \times \left( 1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}} \right) \quad (9)$$

The resistor value  $R_{EN\_hys}$  can be calculated according to:

$$R_{EN\_hys} = \frac{R_{EN1}}{\left( \frac{V_{IN\_stop}}{V_{EN\_TH\_OFF}} - 1 \right)} - R_{EN2} = \frac{R_{EN1}}{\left( \frac{1.15V}{V_{EN\_TH\_OFF}} - 1 \right)} - R_{EN2} \quad (10)$$

The current through the resistors  $R_{EN1}$ ,  $R_{EN2}$ , and  $R_{EN\_HYS}$  should be higher than 1  $\mu$ A. In applications operating over the full temperature range and in noisy environments, the resistor values can be reduced to smaller values.




**Figure 10. Using the EN Comparator as Input SVS for Proper  $V_{OUT}$  Ramp Up**

#### 8.2.2.3 Power Good (PG) Pullup and Output Discharge Resistor

The power good open collector output needs an external pull up resistor to indicate a high level. The pull up resistor can be connected to a voltage level up to 10 V. The output can sink current up to 0.4 mA with specified output low level of less than 0.3 V. The lowest value for the pull up resistor can be calculated by:

$$R_{Pullup\ min} = \frac{V_{OUT} - 0.3V}{0.0004A} \quad (11)$$



**Figure 11. PG Open Collector Output**

The PG pin can be used to discharge the output capacitor. The PG output has an internal resistance  $R_{IPG}$  of typical 600 Ω and minimum 400 Ω. The maximum sink current into the PG pin is 10 mA. In order to limit the discharge current to the maximum allowable sink current into the PG pin, the external pull up resistor  $R_{Pull\ up}$  can be calculated to:

$$R_{Pullup\ min} = \frac{V_{OUT}}{I_{PG\_max}} - R_{IPG\_min} = \frac{V_{OUT}}{0.01A} - 400\Omega \quad (12)$$

In case a negative value is calculated, the external pull up resistor can be removed and the PG pin can be directly connected to the output.

#### 8.2.2.4 Output Filter Design (Inductor and Output Capacitor)

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS62125 is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter. [Table 2](#) can be used to simplify the output filter component selection.

**Table 2. Recommended LC Output Filter Combinations**

| INDUCTOR VALUE<br>[μH] <sup>(1)</sup> | OUTPUT CAPACITOR VALUE [μF] <sup>(2)</sup> |                  |                  |       |
|---------------------------------------|--|------------------|------------------|-------|
|                                       | 10 μF                                      | 2 x 10 μF        | 22 μF            | 47 μF |
| <b>V<sub>OUT</sub> 1.2 V - 1.8 V</b>  |  |                  |                  |       |
| 15                                    | √  | √                | √                | √     |
| 22                                    | √ <sup>(3)</sup>                           | √                | √                | √     |
| <b>V<sub>OUT</sub> 1.8 V - 3.3 V</b>  |  |                  |                  |       |
| 15                                    | √ <sup>(3)</sup>                           | √                | √                | √     |
| 22                                    | √ <sup>(3)</sup>                           | √                | √                | √     |
| <b>V<sub>OUT</sub> 3.3 V - 5 V</b>    |  |                  |                  |       |
| 10                                    |  | √                | √                | √     |
| 15                                    |  | √ <sup>(3)</sup> | √ <sup>(3)</sup> | √     |
| 22                                    |  |                  |                  |       |
| <b>V<sub>OUT</sub> 5 V - 10 V</b>     |  |                  |                  |       |
| 10                                    |  | √ <sup>(3)</sup> | √ <sup>(3)</sup> | √     |
| 15                                    |  | √                | √                | √     |
| 22                                    |  | √                | √                | √     |

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.

(3) This LC combination is the standard value and recommended for most applications.

More detailed information on further LC combinations can be found in application note SLVA515.

#### 8.2.2.5 Inductor Selection

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$  and can be estimated according to [Equation 13](#).

[Equation 14](#) calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation 14](#). This is recommended because during heavy load transient the inductor current will rise above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit  $I_{LIMF}$ .

$$\Delta I_L = \frac{(V_{IN} - V_{OUT})}{L} \times T_{ON} \quad (13)$$

$$I_{L\max} = I_{out\max} + \frac{\Delta I_L}{2}$$

where

- $T_{ON}$ : See [Equation 1](#)
  - L: Inductance
  - $\Delta I_L$ : Peak to Peak inductor ripple current
  - $I_{L\max}$ : Maximum Inductor current
- (14)

In DC/DC converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and by the inductor DCR value. To achieve high-efficiency operation, take care in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance ( $R_{DC}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS62125.

**Table 3. List of Inductors**

| INDUCTANCE<br>[ $\mu$ H] | DCR [ $\Omega$ ]     | DIMENSIONS<br>[mm $^3$ ] | INDUCTOR<br>TYPE | SUPPLIER  |
|--------------------------|----------------------|--------------------------|------------------|-----------|
| 10 / 15                  | 0.33 max / 0.44 max. | 3.3 x 3.3 x 1.4          | LPS3314          | Coilcraft |
| 22                       | 0.36 max.            | 3.9 x 3.9 x 1.8          | LPS4018          | Coilcraft |
| 15                       | 0.33 max.            | 3.0 x 2.5 x 1.5          | VLF302515        | TDK       |
| 10/15                    | 0.44 max / 0.7 max.  | 3.0 x 3.0 x 1.5          | LPS3015          | Coilcraft |
| 10                       | 0.38 typ.            | 3.2 x 2.5 x 1.7          | LQH32PN          | Murata    |

#### 8.2.2.6 Output Capacitor Selection

Ceramic capacitors with low ESR values provide the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At light load currents the converter operates in power-save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM mode. In order to achieve specified regulation performance and low-output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC-bias voltage. Due to this effect, it is recommended for output voltages above 3.3 V to use at least 1 x 22- $\mu$ F or 2 x 10- $\mu$ F ceramic capacitors on the output.

#### 8.2.2.7 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 10- $\mu$ F ceramic capacitor is recommended. The voltage rating and DC bias characteristic of ceramic capacitors need to be considered. The input capacitor can be increased without any limit for better input voltage filtering.

For applications powered from high impedance sources, a tantalum polymer capacitor should be used to buffer the input voltage for the TPS62125. Tantalum polymer capacitors provide a constant capacitance vs. DC bias characteristic compared to ceramic capacitors. In this case, a 10- $\mu$ F ceramic capacitor should be used in parallel to the tantalum polymer capacitor to provide low ESR.


Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or  $V_{IN}$  step on the input can induce large ringing at the  $V_{IN}$  pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings. In case the power is supplied via a connector e.g. from a wall adapter, a hot-plug event can cause voltage overshoots on the  $V_{IN}$  pin exceeding the absolute maximum ratings and can damage the device, too. In this case a tantalum polymer capacitor or overvoltage protection circuit reduces the voltage overshoot, see [Figure 45](#).

[Table 4](#) shows a list of input/output capacitors.


**Table 4. List of Capacitors**

| CAPACITANCE [ $\mu$ F] | SIZE             | CAPACITOR TYPE    | USAGE                       | SUPPLIER |
|------------------------|------------------|-------------------|-----------------------------|----------|
| 10                     | 0805             | GRM21B 25V X5R    | $C_{IN}/C_{OUT}$            | Murata   |
| 10                     | 0805             | GRM21B 16V X5R    | $C_{OUT}$                   | Murata   |
| 22                     | 1206             | GRM31CR61 16V X5R | $C_{OUT}$                   | Murata   |
| 22                     | B2 (3.5x2.8x1.9) | 20TQC22MYFB       | $C_{IN}$ / input protection | Sanyo    |


### 8.2.3 Application Curves




**Figure 12. Efficiency vs. Output Current  $V_{OUT} = 1.8$  V**









**Figure 13. Efficiency vs. Input Voltage,  $V_{OUT} = 1.8$  V**










**Figure 14. Efficiency vs. Output current,  $V_{OUT} = 3.3$  V**









**Figure 15. Efficiency vs. Input voltage,  $V_{OUT} = 3.3$  V**


**Figure 16. Efficiency vs. Output Current,  $V_{OUT} = 5$  V**

**Figure 17. Efficiency vs. Input Voltage,  $V_{OUT} = 5$  V**

**Figure 18. Efficiency vs. Output current,  $V_{OUT} = 6.8$  V**

**Figure 19. Efficiency vs. Input Voltage,  $V_{OUT} = 6.8$  V**

**Figure 20. Efficiency vs. Output Current,  $V_{OUT} = 8$  V**

**Figure 21. Efficiency vs. Input Voltage,  $V_{OUT} = 8$  V**

Figure 22. Efficiency vs. Output Current,  $V_{OUT} = 10$  VFigure 23. Efficiency vs. Input Voltage,  $V_{OUT} = 10$  VFigure 24. Output Voltage vs. Output Current,  $V_{OUT} = 3.3$  VFigure 25. Output Voltage vs. Input Voltage,  $V_{OUT} = 3.3$  VFigure 26. Output Voltage vs. Output current,  $V_{OUT} = 5$  VFigure 27. Output Voltage vs. Input Voltage,  $V_{OUT} = 5$  V



Figure 34. Switch Frequency vs. Output Current,  $V_{OUT} = 5\text{ V}$ Figure 35. Switch Frequency vs. Output Current,  $V_{OUT} = 8\text{ V}$ 




Figure 40. Load Transient 1 mA to 50 mA,  $V_{OUT} = 5 \text{ V}$




Figure 41. Load Transient 10 mA to 200 mA,  $V_{OUT} = 5 \text{ V}$




Figure 42. AC Load Regulation  $V_{OUT} = 5 \text{ V}$




Figure 43. Line Transient Response  $V_{IN} = 9 \text{ V} \text{ to } 12 \text{ V}$
















Figure 44.  $V_{IN}$  Hotplug Overshoot







## 8.3 System Examples

### 8.3.1 TPS62125 5-V Output Voltage Configuration




Figure 57. TPS62125 5-V Output Voltage Configuration

### 8.3.2 TPS62125 5-V V<sub>OUT</sub>




Figure 58. TPS62125 5-V V<sub>OUT</sub>, Start-up Voltage V<sub>IN\_Start</sub> = 10 V, Stop Voltage V<sub>IN\_Stop</sub> = 6 V, See Figure 47

### 8.3.3 TPS62125 Operation From a Storage Capacitor Charged From a 0.5 mA Current Source





Figure 59. TPS62125 Operation From a Storage Capacitor Charged From a 0.5 mA Current Source, V<sub>OUT</sub> = 3.3 V, See Figure 49

## System Examples (continued)

### 8.3.4 5 V to –5 V Inverter Configuration



**Figure 60. 5 V to –5 V Inverter Configuration, See [SLVA514](#)**

## 9 Power Supply Recommendations


The TPS62125 has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS62125.

## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Take care in the board layout to get the specified performance. If the layout is not carefully done, the regulator could show frequency variations, poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low-inductance, low-impedance ground path. Therefore, use wide and short traces for the paths conducting AC current of the DC/DC converter. The area of the AC current loop (input capacitor – TPS62125 – inductor – output capacitor) should be routed as small as possible to avoid magnetic field radiation. Therefore the input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Keep the common path to the GND pin, which returns both the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. A well proven practice is to merge small signal GND and power GND path at the exposed thermal pad. The FB divider network and the FB line should be routed away from the inductor and the SW node to avoid noise coupling. The VOS line should be connected as short as possible to the output, ideally to the  $V_{OUT}$  terminal of the inductor. Keep the area of the loop VOS node – inductor – SW node small. The exposed thermal pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

### 10.2 Layout Example



**Figure 61. EVM Board Layout**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples   |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---|
| TPS62125DSGR     | ACTIVE        | WSON         | DSG             | 8    | 3000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | SAQ                     | <span style="background-color: red; color: white;">Samples</span> |
| TPS62125DSGT     | ACTIVE        | WSON         | DSG             | 8    | 250         | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | SAQ                     | <span style="background-color: red; color: white;">Samples</span> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com


## PACKAGE OPTION ADDENDUM

10-Dec-2020


---

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS62125DSGR | WSON         | DSG             | 8    | 3000 | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |
| TPS62125DSGT | WSON         | DSG             | 8    | 250  | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62125DSGR | WSON         | DSG             | 8    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS62125DSGT | WSON         | DSG             | 8    | 250  | 210.0       | 185.0      | 35.0        |

## GENERIC PACKAGE VIEW


**DSG 8**

**WSON - 0.8 mm max height**

**2 x 2, 0.5 mm pitch**

**PLASTIC SMALL OUTLINE - NO LEAD**


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224783/A



# PACKAGE OUTLINE

**DSG0008A**



## **WSON - 0.8 mm max height**

## PLASTIC SMALL OUTLINE - NO LEAD



4218900/E 08/2022

## **NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated