CA3 – MULTI-CYCLE PROCCESSOR


Zahra Hojati – 810199403

Fatemeh Mohammadi – 810199489

31 26	25 21	20 16	15 11	10 6	5	0
000000(RT)	Rs	Rt	Rd	shift	fu	nc
31 26	25 21	20 16	15	•		0
001001(addi)	Rs	Rt	data			
31 26	25 21	20 16	15			0
001010(slti)	Rs	Rt	data			
31 26	25 21	20 16	15			0
100011(lw)	Rs	Rt	address			
31 26	25 21	20 16	15			0
101011(sw)	Rs	Rt	address			
31 26	25 21	20 16	15			0
000100(beq)	Rs	Rt	address			
31 26	25 21	20 16	15 11	10 6	5	0
000010(J)	address					
31 26	25 21	20 16	15 11	10 6	5	0
000110(Jr)	Rs	Unimportant				
31 26	25 21	20 16	15 11	10 6	5	0
000011(Jal)	address					

Controller's State Machine:


Inst.	Clock Cycles
RT	4
addi	4
slti	4
lw	5
SW	4
beq	3
J	3
Jr	3
Jal	3




Controller Verilog Code:


```
odule controller(clk, rst, opcode, func, zero, reg_dst, mem_to_reg, reg_write, pc_src, operation, PCsig, lord, IRwrite, mem_read, mem_write, alu_srca, alu_srcb);
                       input [5:0] opcode;
input [5:0] func;
input [8:0, st, sero;
output reg_write, mem_write, mem_read, PCsig, lord, IRwrite, alu_srcs;
output [1:0] reg_dat, mem_to_reg, pc_src, alu_srcb;
output [2:0] operation;
reg reg_write, mem_write, lord, IRwrite, mem_read, alu_srca, powrite, powritecond;
reg [1:0] reg_dat, mem_to_reg, pc_src, alu_srcb;
reg [1:0] alu_op;
reg [3:0] pa, ms;
                    parameter [3:0] IF-4'b0000, ID-4'b0001, memadr-4'b0010, memlw-4'b0011, lw-4'b0100, sw-4'b0101, exe-4'b0110, rt-4'b0111, beg-4'b1000, J-4'b1001, addi-4'b1010, slti-4'b1011, rti-4'b1100, Jr-4'b1101, Jal-4'b1110;
                       alu_controller ALU_CTRL(alu_op, func, operation);
                     exe: begin //e
[alu_srca_alu_srcb, alu_op]=5'b10010; end
rt: begin //7
[reg_dst,reg_write,mem_to_reg]=5'b01100; end
beg: begin //8
[alu_srca_alu_srcb,alu_op,pcwritecond,pc_src]=8'b10001110; end
J: begin //9
[pcwrite,pc_src]=3'b101; end
addi: begin //10
[alu_srca_alu_srcb, alu_op]=5'b11000; end
slti: begin //13
[alu_orca_alu_srcb, alu_srca]=5'b11101;end
rti: begin //14
[reg_dst,reg_write,mem_to_reg]=5'b00100; end
Jr: begin //12
[reg_dst,reg_write,mem_to_reg]=5'b00100; end
Jal: begin //12
[reg_dst,reg_write,mem_to_reg]=5'b00100]
                                                 Jal: begin //12
[reg_dst, mem_to_reg, reg_write, pc_src, pcwrite]= 8'bl0101011; end
                        endcase
end
always @(posedge clk, posedge rst)begin
if(rst) ps<<1F;
else ps<=ns;
                        end
                        assign PCsig = (zero & powritecond) | powrite;
```

Controller State machine and RTL overview in Quartus:






Datapath:



Memory: Since the Datapath contains only one memory, we allocate instructions in the first half of the memory and the data in the second half. The smallest data is shown below with its hex equivalent, its index is mem[11].

Output Waveform:


As shown in the waveform, the smallest data (05d66b98) is stored in the 2000^{th} index of memory and its index (b) is stored in 2004^{th} .




Based on the controller, the instructions can take different clock cycles to complete, each instruction that was added to the processor, is performed based on the instruction given to the memory and is shown in the images below:

Instruction assembly equivalent:					
1	addi R1,R0, <mark>1000</mark>	0			
2	addi R2,R0,0000	4			
3	addi R3,R0,0000	8			
4 5	lw R11,0 (R1)	12			
	slti R4,R2,19	16 //loop			
6	beq R4,R0,8	20			
7	addi R1,R1,4	24			
8	addi R2,R2,1	28			
9	lw R10, 0 (R1)	32			
10	slt R5,R11,R10	36			
11	beg R5, R0, 2	40			
12	add R11,R10,R0	44			
13	add R3,R2,R0	48			
14	j 4	52			
15	sw R11,2000 (R0)	56 //end-loop			
16	sw R3,2004 (R0)	60			


addi: the first 3 instruction in the code are addi, it takes 4 c.c to be done. It works based on the instruction, for example the first addi is supposed to add 0 and R0 and store the result in R1.




lw: the fourth instruction is lw, and it takes 5c.c to complete the task. In the code, it writes the result of 0 and R1's addition, the data stored in R1, into R11, which in the first loop iteration is 1000, once the inst in turned to the result, memory read signal is issued.



slti: it's the fifth instruction and takes 4c.c. if the data stored in R2 is less than 19 (number of the loop iterations since the array's size is 20), R4 turns to 1.




beq: it's the 6th instruction that takes 3c.c. if R4 (condition of slti) is zero (false), it skips 8 instructions.




slt: is R-Type instruction and takes 4c.c. to complete. It functions the same as slti, but it compares two datas stores in two registers rather than immediate values.



J: takes 3c.c. and based on the instruction, it jumps to the 4th instruction which is




Jal: according to the table of instruction and clock cycles it takes 3c.c to complete, in the instruction shown below, Jump to the first address and reads the address and stores it in R29.



Jr: takes 3c.c to complete and in the instruction below, it jumps to the according Register.

00011011111000000000000000000000000



Instructions in the image below is to the test all the R-type instructions:

Their equivalent assembly code is:

```
addi R0, R1, R0, 7;

add R2, R0, R1;

sub R3, R1, R2;

addi R1, R0, 16;

addi R2, R0, 7;

and R3, R2, R1;

or R3, R2, R1;
```

