

CA3 – MULTI-CYCLE PROCESSOR


Zahra Hojati – 810199403

Fatemeh Mohammadi – 810199489

31	26	25	21	20	16	15	11	10	6	5	0
000000(RT)		Rs	Rt	Rd	shift	func					
31	26	25	21	20	16	15	0				
001001(Addi)		Rs	Rt	data							
31	26	25	21	20	16	15	0				
001010(slti)		Rs	Rt	data							
31	26	25	21	20	16	15	0				
100011(lw)		Rs	Rt	address							
31	26	25	21	20	16	15	0				
101011(sw)		Rs	Rt	address							
31	26	25	21	20	16	15	0				
000100(beq)		Rs	Rt	address							
31	26	25	21	20	16	15	11	10	6	5	0
000010(J)			address								
31	26	25	21	20	16	15	11	10	6	5	0
000110(Jr)		Rs	Unimportant								
31	26	25	21	20	16	15	11	10	6	5	0
000011(Jal)			address								

Controller's State Machine:

Inst.	Clock Cycles
RT	4
addi	4
slti	4
lw	5
sw	4
beq	3
J	3
Jr	3
Jal	3




Controller Verilog Code:


```

1 module controller( clk, rst, opcode, func, zero, reg_dst, mem_to_reg, reg_write,
2 pc_src, operation, PCsig, lord, IRwrite, mem_read,
3 mem_write, alu_srcs, alu_srchb);
4
5 input [5:0] opcode;
6 input [5:0] func;
7 input clk, rst, zero;
8 output reg_write, mem_write, mem_read, PCsig, lord, IRwrite, alu_srcs;
9 output [1:0] reg_dst, mem_to_reg, pc_src, alu_srchb;
10 output [2:0] operation;
11
12 reg reg_write, mem_write, lord, IRwrite, mem_read, alu_srcs, powrite, powritecond;
13 reg [1:0] reg_dst, mem_to_reg, pc_src, alu_srchb;
14 reg [1:0] alu_op;
15 reg [3:0] ps, ns;
16
17 parameter [3:0] IF='b0000, ID='b0001, memadr='b0010, memlw='b0011, lw='b0100, sw='b0101, exe='b0110,
18 rt='b0111, beq='b1000, J='b1001, addi='b1010, slti='b1011, rti='b1100, Jr='b1101, Jal='b1110;
19
20 alu_controller ALU_CTRL(alu_op, func, operation);
21
22 always @(ps, opcode)begin
23     case (ps)
24     IF: ns = ID;
25     ID: ns = (opcode=='b001001) ? addi :
26         (opcode=='b000100) ? J:
27         (opcode=='b000100) ? beq :
28         (opcode=='b000000) ? exe :
29         (opcode=='b000110) ? Jr :
30         (opcode=='b001010) ? slti :
31         (opcode=='b100011) ? memadr :
32         (opcode=='b101011) ? memlw :
33         (opcode=='b000011) ? Jal : 'bx;
34
35     memadr: ns = (opcode=='b101011) ? sw : memlw;
36     memlw: ns = lw;
37     lw: ns = IF;
38     sw: ns = IF;
39     exe: ns = rti;
40     rt: ns = IF;
41     beq: ns = IF;
42     J: ns = IF;
43     addi: ns = rti;
44     slti: ns = rti;
45     rti: ns = IF;
46     Jr: ns = IF;
47     Jal: ns = IF;
48     endcase
49 end
50
51 always @(ps)begin
52     [reg_dst, mem_to_reg, reg_write, mem_write, mem_read, lord, IRwrite, alu_srcs, alu_srchb, powrite, powritecond, pc_src]=20'b0;
53     case (ps)
54     IF: begin //0
55         mem_read = 'b1; alu_srcs = 'b0; lord = 'b0; IRwrite='b1; alu_srchb = 'b01; alu_op = 'b00; powrite = 'b1;
56         pc_src = 'b00;
57         end
58     ID: begin //1
59         (alu_srcs, alu_srchb, alu_op)='b01100; end
60     memadr: begin //2
61         (alu_srcs, alu_srchb, alu_op)='b11000; end
62     memlw: begin //3
63         mem_read = 'b1; lord = 'b1; end
64     lw: begin //4
65         [reg_dst, reg_write, mem_to_reg]='b00101; end
66     sw: begin //5
67         mem_write = 'b1; lord = 'b1; end
68     exe: begin //6
69         (alu_srcs, alu_srchb, alu_op)='b00101; end
70     rt: begin //7
71         [reg_dst, reg_write, mem_to_reg]='b01100; end
72     beq: begin //8
73         (alu_srcs, alu_srchb, alu_op, powritecond, pc_src)='b10001110; end
74     J: begin //9
75         [powrite, pc_src]='b101; end
76     addi: begin //10
77         (alu_srcs, alu_srchb, alu_op)='b11000; end
78     slti: begin //13
79         (alu_op, alu_srchb, alu_srcs)='b11101; end
80     rti: begin //14
81         [reg_dst, reg_write, mem_to_reg]='b00100; end
82     Jr: begin //11
83         [powrite, pc_src]='b111; end
84     Jal: begin //12
85         [reg_dst, mem_to_reg, reg_write, pc_src, powrite]='b10101011; end
86     endcase
87 end
88 always @(posedge clk, posedge rst)begin
89     if(rst) ps<=IF;
90     else ps<=ns;
91 end
92 assign PCsig = (zero & powritecond) | powrite;
93 endmodule


```

Controller State machine and RTL overview in Quartus:





Datapath:



Memory: Since the Datapath contains only one memory, we allocate instructions in the first half of the memory and the data in the second half. The smallest data is shown below with its hex equivalent, its index is mem[11].


```

00100100000000010000001111101000
00100100000000010000000000000000
00100100000000011000000000000000
10001100001010110000000000000000
00101000010001000000000000010011
0001000010000000000000000001000
00100100001000010000000000000100
00100100001000010000000000000001
10001100001010100000000000000000
0000000101001011001010000101010
0001000010100000000000000000010
000000010100000010110000100000
0000000001000000000110000100000
000010000000000000000000000100
1010110000001011000001111010000
1010110000000011000001111010100
@FA
11111011001010001001000110101111
10011110001101011001101100100101
1110011011001111110101001000001
011010101001111110100110110001
10100010001011100111010011110101
0111000100110110111101101010110
000111101010101001011110010100
01101011001011101110001111101001
110101001101001111111000000010
11111100110101000001000001111011
00011011111100000111110010010111
00000101110101100110101110011000 // 05D6 6B98
01000001110100100000111000011110
11001001000100111010010110101100
1010101010010000110101111010110
1010010001100110100101101010000
1010110011000100001010011110010
10010010001101100111000111101000
11110010100110001100010100110000
1101110000010111110010000011100

```

Output Waveform:

As shown in the waveform, the smallest data (05d66b98) is stored in the 2000th index of memory and its index (b) is stored in 2004th.




Based on the controller, the instructions can take different clock cycles to complete, each instruction that was added to the processor, is performed based on the instruction given to the memory and is shown in the images below:


Instruction assembly equivalent:

1	addi R1,R0,1000	0
2	addi R2,R0,0000	4
3	addi R3,R0,0000	8
4	lw R11,0(R1)	12
5	slti R4,R2,19	16 //loop
6	beq R4,R0,8	20
7	addi R1,R1,4	24
8	addi R2,R2,1	28
9	lw R10,0(R1)	32
10	slt R5,R11,R10	36
11	beq R5,R0,2	40
12	add R11,R10,R0	44
13	add R3,R2,R0	48
14	j 4	52
15	sw R11,2000(R0)	56 //end-loop
16	sw R3,2004(R0)	60


addi: the first 3 instruction in the code are addi, it takes 4 c.c to be done. It works based on the instruction, for example the first addi is supposed to add 0 and R0 and store the result in R1.




lw: the fourth instruction is lw, and it takes 5c.c to complete the task. In the code, it writes the result of 0 and R1's addition, the data stored in R1, into R11, which in the first loop iteration is 1000, once the inst in turned to the result, memory read signal is issued.




slti: it's the fifth instruction and takes 4c.c. if the data stored in R2 is less than 19 (number of the loop iterations since the array's size is 20), R4 turns to 1.




beq: it's the 6th instruction that takes 3c.c. if R4 (condition of slti) is zero (false), it skips 8 instructions.



slt: is R-Type instruction and takes 4c.c. to complete. It functions the same as slti, but it compares two data stores in two registers rather than immediate values.



J: takes 3c.c. and based on the instruction, it jumps to the 4th instruction which is




Jal: according to the table of instruction and clock cycles it takes 3c.c. to complete, in the instruction shown below, Jump to the first address and reads the address and stores it in R29.

00001100000000000000000000000001



Jr: takes 3c.c to complete and in the instruction below, it jumps to the according Register.

00011011111100000000000000000000



Instructions in the image below is to the test all the R-type instructions:

```
001001000000000010000000000000111
0000000000000000100000100000100000
0000000000001000110001000000100011
001001000000000010000000000001111
001001000000000010000000000000111
0000000000001000110001000000100100
0000000000001000110001000000100101
```

Their equivalent assembly code is:

```
1 addi R0, R1, R0, 7;
2 add R2, R0, R1;
3 sub R3, R1, R2;
4 addi R1, R0, 16;
5 addi R2, R0, 7;
6 and R3, R2, R1;
7 or R3, R2, R1;
```

