

## CA2 -SINGLE CYCLE PROCESSOR

Zahra Hojati 810199403

Fatemeh Mohammadi 810199489

Controller: signals:

OPC	Reg_dst	Write_dst	ALUSrc	ALUOP	Mem_read	Mem_write	Mem_to_reg	branch	J	Reg_write
000000	RT	01	0	1	10	0	0	0	00	1
100011	lw	00	0	0	00	1	0	1	0	00
101011	sw	x	x	1	00	0	1	x	0	00
000100	beq	x	x	0	01	0	0	x	1	00
001001	addi	00	0	1	00	0	0	0	0	00
000010	J	x	x	x	x	0	0	x	x	01
000110	Jr	x	x	x	x	0	0	x	x	10
000011	Jal	10	1	x	x	0	0	x	x	01
001010	slti	00	0	1	11	0	0	0	0	00


31 26	25 21	20 16	15 11	10 6	5 0
000000(RT)	Rs	Rt	Rd	shift	func
31 26	25 21	20 16	15		0
001001(addi)	Rs	Rt	data		
31 26	25 21	20 16	15		0
001010(slti)	Rs	Rt	data		
31 26	25 21	20 16	15		0
100011(lw)	Rs	Rt	address		
31 26	25 21	20 16	15		0
101011(sw)	Rs	Rt	address		
31 26	25 21	20 16	15		0
000100(beq)	Rs	Rt	address		
31 26	25 21	20 16	15 11	10 6	5 0
000010(J)	address				
31 26	25 21	20 16	15 11	10 6	5 0
000110(Jr)	Rs	Unimportant			
31 26	25 21	20 16	15 11	10 6	5 0
000011(Jal)	address				

Controller: Code and RTL overview:

```

1 module controller ( opcode, func, zero, reg_dst, mem_to_reg, reg_write,
2   alu_src, mem_read, mem_write, pc_src, operation, J, write_dst
3   );
4
5   input [5:0] opcode;
6   input [5:0] func;
7   input zero;
8   output write_dst, mem_to_reg, reg_write, alu_src,
9     mem_read, mem_write, pc_src;
10  reg
11    write_dst, mem_to_reg, reg_write,
12    alu_src, mem_read, mem_write;
13  output [2:0] operation;
14  output [1:0] J, reg_dst;
15
16  reg [1:0] alu_op, J, reg_dst;
17  reg branch;
18
19  alu_controller ALU_CTRL(alu_op, func, operation);
20
21  always @(opcode)
22  begin
23    {reg_dst, alu_src, mem_to_reg, reg_write, mem_read, mem_write, branch, alu_op, J, write_dst} = 12'd0;
24    case (opcode)
25      // RType instructions
26      6'b000000 : {reg_dst, reg_write, alu_op, write_dst} = 6'b011100;
27      // Load Word (lw) instruction
28      6'b100011 : {alu_src, mem_to_reg, reg_write, mem_read} = 4'b1111;
29      // Store Word (sw) instruction
30      6'b101011 : {alu_src, mem_write} = 2'b11;
31      // Branch on equal (beq) instruction
32      6'b000100 : {branch, alu_op} = 3'b101;
33      // Add immediate (addi) instruction
34      6'b001001 : {reg_write, alu_src} = 2'b11;
35      6'b001001 : {reg_write, alu_src} = 2'b11;
36      //Jump (J) instruction
37      6'b000010 : J= 2'b10; // loads the immediate value in pc
38      //Jump Register (Jr) instruction
39      6'b000110 : J= 2'b01; //return control to the caller
40      //Jump and link (Jal) instruction
41      6'b000011 : {reg_dst, write_dst, reg_write, J} = 6'b101101; // Rd = pc +4 , pc = imm
42      //Set on less than (slti) instruction
43      6'b001010 : {reg_write, alu_src, alu_op, mem_to_reg} = 5'b11110; //turns the inst[20:16] to 1 if inst[25:21]<immediate value
44    endcase
45  end
46
47  assign pc_src = branch & zero;
48 endmodule

```



Testing the circuit via the instruction memory module:

Testing slti and J:

```

1 module inst_mem (adr, d_out);
2   input [31:0] adr;
3   output [31:0] d_out;
4
5   reg [7:0] mem[0:65535];
6
7   initial
8   begin
9     //      add    R10, R0, R0
10    //      addi   R1,  R0, 20
11    // Loop: beq    R1,  R0, END
12    //      lw     R11, 100(R1)
13    //      add    R10, R10, R11
14    //      addi   R1,  R1, -4
15    //      beq    R0,  R0, Loop
16    // END:  sw     R10, 200(R0)
17    //      slti   R1, R0, 15
18    //      J      8
19
20    {mem[3], mem[2], mem[1], mem[0]} = {6'h00, 5'd0, 5'd0, 5'd10, 5'd0, 6'h20};
21    {mem[7], mem[6], mem[5], mem[4]} = {6'h09, 5'd0, 5'd1, 16'd20};
22    {mem[11], mem[10], mem[9], mem[8]} = {6'h04, 5'd1, 5'd0, 16'd4};
23    {mem[15], mem[14], mem[13], mem[12]} = {6'h23, 5'd1, 5'd11, 16'd100};
24    {mem[19], mem[18], mem[17], mem[16]} = {6'h00, 5'd10, 5'd11, 5'd10, 5'd0, 6'h20};
25    {mem[23], mem[22], mem[21], mem[20]} = {6'h09, 5'd1, 5'd1, -16'd4};
26    {mem[27], mem[26], mem[25], mem[24]} = {6'h04, 5'd0, 5'd0, -16'd5};
27    {mem[31], mem[30], mem[29], mem[28]} = {6'h2B, 5'd0, 5'd10, 16'd200};
28    {mem[35], mem[34], mem[33], mem[32]} = {6'b001010, 5'd0, 5'd1, 16'd15};
29    {mem[39], mem[38], mem[37], mem[36]} = {6'b000010, 26'd8};
30  end
31
32  assign d_out = {mem[adr[15:0]+3], mem[adr[15:0]+2], mem[adr[15:0]+1], mem[adr[15:0]]};
33
34 endmodule

```

Waveform: as seen in the image below instruction 32, compares the 2 register and data\_in which is the value of alu\_out that turns to 1 after confirming the accuracy of the condition. Then right after that, it'll jump to referred instruction.



```
# The content of mem[200] =      15
run
# ** Note: $stop      : C:/Users/zahra hojati/Desktop/New folder/mips_tb.v(20)
#   Time: 520 ps  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at C:/Users/zahra hojati/Desktop/New folder/mips_tb.v line 20
```


## Testing Jr:

Data upload in R10 was 0, therefore by referring to the 10<sup>th</sup> register, it'll go to the instruction with the register's value.

```

16 // END: sw R10, 200(R0)
17 // Jr 10
18
19 {mem[3], mem[2], mem[1], mem[0]} = {6'h00, 5'd0, 5'd0, 5'd10, 5'd0, 6'h20};
20 {mem[7], mem[6], mem[5], mem[4]} = {6'h09, 5'd0, 5'd1, 16'd20};
21 {mem[11], mem[10], mem[9], mem[8]} = {6'h04, 5'd1, 5'd0, 16'd4};
22 {mem[15], mem[14], mem[13], mem[12]} = {6'h23, 5'd1, 5'd11, 16'd100};
23 {mem[19], mem[18], mem[17], mem[16]} = {6'h00, 5'd10, 5'd11, 5'd10, 5'd0, 6'h20};
24 {mem[23], mem[22], mem[21], mem[20]} = {6'h09, 5'd1, 5'd1, -16'd4};
25 {mem[27], mem[26], mem[25], mem[24]} = {6'h04, 5'd0, 5'd0, -16'd5};
26 {mem[31], mem[30], mem[29], mem[28]} = {6'h2B, 5'd0, 5'd10, 16'd200};
27 {mem[35], mem[34], mem[33], mem[32]} = {6'b000110, 5'd10, 21'd0};
28 end

```




## Testing Jal:

```


16 // END: sw R10, 200(R0)
17 // Jal 12
18
19 {mem[3], mem[2], mem[1], mem[0]} = {6'h00, 5'd0, 5'd0, 5'd10, 5'd0, 6'h20};
20 {mem[7], mem[6], mem[5], mem[4]} = {6'h09, 5'd0, 5'd1, 16'd20};
21 {mem[11], mem[10], mem[9], mem[8]} = {6'h04, 5'd1, 5'd0, 16'd4};
22 {mem[15], mem[14], mem[13], mem[12]} = {6'h23, 5'd1, 5'd11, 16'd100};
23 {mem[19], mem[18], mem[17], mem[16]} = {6'h00, 5'd10, 5'd11, 5'd10, 5'd0, 6'h20};
24 {mem[23], mem[22], mem[21], mem[20]} = {6'h09, 5'd1, 5'd1, -16'd4};
25 {mem[27], mem[26], mem[25], mem[24]} = {6'h04, 5'd0, 5'd0, -16'd5};
26 {mem[31], mem[30], mem[29], mem[28]} = {6'h2B, 5'd0, 5'd10, 16'd200};
27 {mem[35], mem[34], mem[33], mem[32]} = {6'b000011, 26'd3};
28 end

```





Datapath:



A demanded text file was demanded that would find the smallest element in an array, the smallest array index is supposed to be set on 2000 and 2004

The assembly codes:

1	addi R1,R0,1000	0
2	addi R2,R0,0000	4
3	addi R3,R0,0000	8
4	lw R11,0(R1)	12
5	slti R4,R2,19	16 //loop
6	beq R4,R0,8	20
7	addi R1,R1,4	24
8	addi R2,R2,1	28
9	lw R10,0(R1)	32
10	slt R5,R11,R10	36
11	beq R5,R0,2	40
12	add R11,R10,R0	44
13	add R3,R2,R0	48
14	j 4	52
15	sw R11,2000(R0)	56 //end-loop
16	sw R3,2004(R0)	60

Instruction according to the assembly code and hexadecimal equivalent:

00100100000000010000001111101000	2401 03E8
00100100000000010000000000000000	2402 0000
00100100000000011000000000000000	2403 0000
10001100001010110000000000000000	8C2B 0000
00101000010001000000000000010011	2844 0013
0001000010000000000000000001000	1080 0008
00100100001000010000000000000100	2421 0004
00100100010000100000000000000001	2442 0001
10001100001010100000000000000000	8C2A 0000
00000001010010110010100000101010	014B 282A
0001000010100000000000000000010	10A0 0002
00000001010000000101100000100000	0140 5820
00000000010000000001100000100000	0040 1820
00001000000000000000000000000100	0800 0004
10101100000010110000011111010000	AC0B 07D0
10101100000000110000011111010100	AC03 07D4

Data memory file:

```

datamem - Notepad
File Edit Format View Help
11111011001010001001000110101111
10011110001101011001101100100101
11100110110011111110101001000001
01101010101001111110100110110001
10100010001011100111010011110101
01110001001101101110111101010110
000111101010101001011110010100
01101011001011101110001111101001
11010100110100111111110000000010
11111100110101000001000001111011
00011011111100000111110010010111
000001011110101100110101110011000
01000001110100100000111000011110
11001001000100111010010110101100
10101010100100001101011110110110
10100100011001101001011010110000
10101100110001000010100011110010
10010010001101100111000111101000
11110010100110001100010100110000
1101110000010111110010000011100
FB28 91AF // 4,213,739,951
9E35 9B25 // 2,654,313,253
E6CF EA41 // 3,872,385,601
6AA7 E9B1 // 1,789,389,233
A22E 74F5 // 2,720,953,589
7136 EF56 // 1,899,425,622
1EAA 9794 // 514,496,404
6B2E E3E9 // 1,798,235,113
D4D3 FC02 // 3,570,662,402
FCD4 107B // 4,241,756,283
1BF0 7C97 // 468,745,367
05D6 6B98 // 97,938,328
41D2 0E1E // 1,104,285,214
C913 A5AC
AA90 D7B6
A466 96B0
ACC4 28F2
9236 71E8
F298 C530
DC17 C81C

```

The data memory contains random data, and the smallest value is chosen among them, the smallest value is 97938328 and its index number is 11 which is stored in the 2000 and 2004 house of array in the last image of the images shown below.

The waveform result:

