Lecture 4: Tomasulo Algorithm and Dynamic Branch Prediction

Professor David A. Patterson
Computer Science 252
Spring 1998

Review: Summary

- Instruction Level Parallelism (ILP) in SW or HW
- Loop level parallelism is easiest to see
- SW parallelism dependencies defined for program, hazards if HW cannot resolve
- SW dependencies/compiler sophistication determine if compiler can unroll loops
 - Memory dependencies hardest to determine
- HW exploiting ILP
 - Works when can't know dependence at run time
 - Code for one machine runs well on another
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode => Issue instr & read operands)
 - Enables out-of-order execution => out-of-order completion
 - ID stage checked both for structural & data dependencies DAP Spr. '98 ©UCB 2

Review: Three Parts of the Scoreboard

- 1. Instruction status—which of 4 steps the instruction is in
- 2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy—Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or −)

Fi—Destination register


Fj, Fk—Source-register numbers

Qj, Qk—Functional units producing source registers Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready

3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

DAP Spr. '98 @UCB 3



Issue MULT? No, stall on structural hazard

Instruction status	Read	Execut	ti Write	е				
Instruction <i>j</i> k	Issue operar	nc comple	e Resu	/t				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULT FO F2 F4	6 9							
SUBD F8 F6 F2	7 9							
DIVD F10 F0 F6	8							
ADDDF6 F8 F2								
Functional unit status	<u> </u>	dest	S1	<i>S2</i>	FU for	FU for I	k Fj?	Fk?
Time Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
10 Mult1	Yes Mult	FO	F2	F4			Yes	Yes
Mult2	No							
2 Add	Yes Sub	F8	F6	F2			Yes	Yes
Divide	Yes Div	F10	FO	F6	Mult1		No	Yes
Register result statu	IS							
Clock	FO F2	F4	F6	F8	F10	F12	•••	F30
9 FU	Mult1			Add	Divide			

• Read operands for MULT & SUBD? Issue ADDD? Pr. '98 ©UCB 5

Instruction	stat	us_		Read	Execut	iwrit	e				
Instruction	1 <i>j</i>	K	Issue	operan	c comple	e:Resu	<u>ı</u> lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT FO	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
Functional	unit s	status	<u> </u>		dest	S1	<i>S2</i>	FU for	FU for	kFj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
2	Mult	1	Yes	Mult	FO	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	de	Yes	Div	F10	FO	F6	Mult1		No	Yes
Register re	esult	statu	S								
Clock			FO	F2	F4	F6	F8	F10	F12	•••	F30
17						Add		Divide			

Write result of ADDD? No, WAR hazard

DAP Spr. 98 ©UCB 6

```
Instruction status
                          Read
                                  Executi Write
Instruction j
                    Issue operanc comple: Result
                k
          34+ R2
I D
     F6
                                     3
                             2
                                           4
     F2
          45 + R3
I D
                             9
                                          20
               F4
                                    19
MUI T FO
          F2
                      6
          F6
               F2
                             9
                                          12
SUBD F8
                                    11
DIVD F10 F0
               F6
                      8
                             21
                                    61
                                          62
ADDD F6
          F8
               F2
                      13
                             14
                                          22
                                  dest
                                         S1
                                                   FU for FU for kFi?
                                                                         Fk?
Functional unit status
                                              S2
     Time Name
                                  Fi
                                                                         Rk
                     Busy Op
                                         Fϳ
                                              Fk
                                                    Qi
                                                           Qk
                                                                  Rί
                    No
          Integer
          Mult 1
                    No
          Mult2
                    No
          Add
                    No
        O Divide
                    No
Register result status
                           F2
                                  F4
                                                                         F30
Clock
                     FO
                                         F6 F8 F10 F12
  62
               FU
```

• In-order issue; out-of-order execute & commit DAP Spr. '98 ©UCB 7

Review: Scoreboard Summary

- Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache)
- Limitations of 6600 scoreboard
 - No forwarding (First write regsiter then read it)
 - Limited to instructions in basic block (small window)
 - Number of functional units(structural hazards)
 - Wait for WAR hazards
 - Prevent WAW hazards


Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
 - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
 - IBM has 4 FP registers vs. 8 in CDC 6600
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

Tomasulo Algorithm vs. Scoreboard

- Control & buffers <u>distributed</u> with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue DAP Spr.'98 ©UCB 10

Tomasulo Organization



Reservation Station Components

Op—Operation to perform in the unit (e.g., + or –)

Vj, Vk—Value of Source operands

Store buffers has V field, result to be stored

Qj, Qk—Reservation stations producing source registers (value to be written)

- Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy—Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

DAP Spr. '98 ©UCB 12

Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
 - 64 bits of data + 4 bits of Functional Unit source address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			
MULT	FO	F2	F4					Load3	No			
SUBD	F8	F6	F2									
DIVD	F10	FO	F6									
ADDD	F6	F8	F2									
Reser	Reservation Stations		<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk				
	О	Add1	No									
	0	Add2	No									
	O	Add3	No									
	О	Mult1	No									
	O	Mult2	No									
Regis	ter re	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
0			FU									

Instruction	status	_		Execution	Write					
Instruction	n <i>j</i>	k	Issue	complete	Result			Busy_	Address	
LD F6	34+	R2	1				Load1	Yes	34+R2	
LD F2	45+	R3					Load2	No		
MULT FO	F2	F4					Load3	No		
SUBD F8	F6	F2								
DIVD F10	FO	F6								
ADDD F6	F8	F2								
Reservatio	n Static	<u>ons</u>		S1	<i>S2</i>	RS for j	RS for	k		
Time	e Name	Busy	<i>I</i> Ор	Vj	Vk	Qj	Qk	_		
(O Add1	No								
(O Add2	No								
	Add3	No								
(O Mult1	No								
	O Mult2							_		
Register re	esult sta	<u>atus</u>								
Clock			FO	F2	F4	F6	F8	F10	F12	F30
1		FU				Load1				

CS 252 Administrivia

- Get your photo taken by Joe Gebis! (or give URL)
- Class videos review next door (201 McLaughlin)
- Reading Assignments for Lectures 3 to 7
 - Computer Architecture: A Quantitative Approach,
 Chapter 4, Appendix B
- Exercises for Lectures 3 to 7
 - Due Thursday Febuary 12 at 5PM homework box in 283 Soda (building is locked at 6:45 PM)
 - **4.2, 4.10, 4.19**
 - 4.14 parts c) and d) only
 - B.2
 - Done in pairs, but both need to understand whole assignment
 - Study groups encouraged, but pairs do own work

Computers in the News

- The first Alpha 21264 chips are sampling now and will enter volume production in the spring of 1998
 - 15.2 million transistors
 - 64 KB on-chip data and instruction caches
 - superscalar: 4 instructions per clock cycle to be issued to
 4 integer execution units and 2 floating point units
 - Out-of-order instruction execution
 - Improved branch prediction through "intuitive execution"
- Performance will begin at an estimated 40 SPECint95 and 60 SPECfp95 and will reach more than 100 SPECint95 and 150 SPECfp95, and operate at more than 1000 MHz by the year 2000.
 - FYI: Intel Pentium II 333 MHz Pentium II (1998)
 13 SPECint95, 9 SPECfp95

```
Instruction status
                              Execution
                                         Write
Instruction
                             complete
                                         Result
                                                                        Busy
                                                                               Address
                   k
                      Issue
           34+
                  R2
                                                                               34 + R2
LD
     F6
                                                                        Yes
                         1
                                                                Load1
           45+
     F2
                  R3
                         2
                                                                Load2
                                                                        Yes
                                                                               45+R3
LD
MULT FO
           F2
                                                                Load3
                 F4
                                                                       No
SUBD F8
                 F2
DIVD F10
                 F6
           FO
ADDD F6
           F8
                 F2
Reservation Stations
                              S1
                                         S2
                                                    RS for j
                                                                RS for k
     Time Name Busy Op
                                         Vk
                                                                Qk
                                                    Qj
         0 Add1
                 No
         0 Add2
                 No
           Add3
                 No
         O Mult 1
                 No
         0 Mult2 No
Register result status
                              F2
Clock
                       FO
                                         F4
                                                     F6
                                                                F8
                                                                        F10 F12 ...
                                                                                            F30
   2
                  FU
                             Load2
                                                    Load1
```

Note: Unlike 6600, can have multiple loads outstanding

Instruction	n status			Execution	Write					
Instruction	on <i>j</i>	k	Issue	complete	Result	_		Busy	<u>Address</u>	
LD F6	34+	R2	1	3			Load1	Yes	34+R2	
LD F2	45+	R3	2				Load2	Yes	45+R3	
MULT FO	F2	F4	3				Load3	No		
SUBD F8	F6	F2								
DIVD F1	O FO	F6								
ADDD F6	F8	F2								
Reservat	ion Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k		
Tir	ne Name	Busy	/ Op	Vj	Vk	Qj	Qk	_		
	0 Add1	No								
	0 Add2	No								
	Add3	No								
	0 Mult1	Yes	MULTD)	R(F4)	Load2				
	0 Mult2	No								
Register	result sta	itus								
Clock			FΟ	<i>F2</i>	F4	F6	F8	F10	F12	F30

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1? DAP Spr. '98 @UCB 19

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6									
ADDD	F6	F8	F2									
Reser	Reservation Stations		<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD		R(F4)	Load2					
	0	Mult2	No									
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12	•••	F30
4			FU	Mult1	Load2		M(34+R2)	Add1				

Load2 completing; what is waiting for it?

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2									
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDD) F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	<i>О</i> р	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12	•••	F30
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Issue ADDD here vs. scoreboard?

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7							
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			_

Add1 completing; what is waiting for it?

Instruc	ction st	atus			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation	Stations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	2	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No		V							
	7	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	ter resu	ult status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6	10							
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	5	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Add2 completing; what is waiting for it?

Instruc	ction st	atus			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Stations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	ter resu	ılt status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Write result of ADDD here vs. scoreboard?

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	6	7						
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Note: all quick instructions complete already

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
13			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
14			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15			Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Mult1 completing; what is waiting for it?

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservatio		Statio	ns		S1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	e Busy Op		Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
16			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Note: Just waiting for divide

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter re	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
55			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5	56							
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk				
	O	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter re	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
56			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Mult 2 completing; what is waiting for it?

Instru	ction	status			Exe	cutio	n	Wr	ite						
Instru	iction	j	k	Issue	con	nplete	è	Res	sult			Busy	Addre	SS	
LD	F6	34+	R2	1		3			4		Load1	No			
LD	F2	45+	R3	2		4			5		Load2	No			
MULT	FO	F2	F4	3		15			16		Load3	No			
SUBD	F8	F6	F2	4		7			8						
DIVD	F10	FO	F6	5		56			57						
ADDD	F6	F8	F2	6		10			11						
Reser	Reservation Statio		ns		<i>S</i> 1	<i>S</i> 1		<i>S2</i>		RS for j	RS for	k			
			Busy	<i>Ор</i>	Vj	Vj		Vk		Qj	Qk				
	О	Add1	No												
	О	Add2	No												
		Add3	No												
	0	Mult1	No												
	0	Mult2	No												
Regis	ter res	sult sta	tus												
Cloc	ck			FO	F2			F4	!	F6	F8	F10	F12		F30
57			FU	M*F4	M(4	5+R3	3)			(M–M)+M() M()-M()	M*F4/	M		

 Again, in-oder issue, out-of-order execution, completion

Compare to Scoreboard Cycle 62

```
Instruction status
                          Read
                                  Executi Write
Instruction j
                    Issue operanc comple: Result
                k
          34+ R2
I D
     F6
                             2
                                     3
                                           4
     F2
          45 + R3
I D
                             9
                                          20
          F2
               F4
                                    19
MUI T FO
                       6
          F6
               F2
                             9
                                          12
SUBD F8
                                    11
DIVD F10 F0
               F6
                       8
                             21
                                    61
                                          62
ADDD F6
          F8
               F2
                      13
                             14
                                          22
                                  dest
                                         S1
                                                   FU for FU for kFi?
                                                                         Fk?
Functional unit status
                                              S2
     Time Name
                                  Fi
                                                                         Rk
                     Busy Op
                                         Fϳ
                                              Fk
                                                    Qi
                                                           Qk
                                                                  Rί
                    No
          Integer
          Mult 1
                    No
          Mult2
                    No
          Add
                    No
        O Divide
                    No
Register result status
                           F2
                                  F4
                                                                         F30
Clock
                     FO
                                         F6 F8 F10 F12
  62
               FU
```

Why takes longer on Scoreboard/6600?

Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)

Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/÷)

window size: 14 instructions

No issue on structural hazard

WAR: renaming avoids

WAW: renaming avoids

Broadcast results from FU

Control: reservation stations

Multiple Functional Units
(1 load/store, 1 + , 2 x, 1 ÷)
5 instructions
same
stall completion
stall completion
Write/read registers
central scoreboard

Tomasulo Drawbacks

- Complexity
 - delays of 360/91, MIPS 10000, IBM 620?
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
 - Multiple CDBs => more FU logic for parallel assoc stores

Tomasulo Loop Example

Loop: LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loo	p

- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss?), second load takes 4 clocks (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality, integer instructions ahead

Instructio	n status	_			Ехеси	utioi Write					
Instructio	n <i>j</i>	k	iteration	Issue	comp	letε Result	_	Busy	Add	ress	
LD FO	O	R1	1				Load1	No			
MULT F4	FO	F2	1				Load2	No			
SD F4	O	R1	1				Load3	No		Qi	
LD FO	O	R1	2				Store1	No			
MULT F4	FO	F2	2				Store2	No			
SD F4	O	R1	2				Store3	No			
Reservati	on Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Tim	ne Name	Busy	/ Op	Vj	Vk	Qj	Qk	Code:			
	O Add1	No						LD	FO	0	R1
	O Add2	No						MULT	F4	FO	F2
	O Add3	No						SD	F4	0	R1
	O Mult1	No						SUBI	R1	R1 -	#8
	0 Mult2	No						BNEZ	R1	Loop)
Register ı	result st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	<u> </u>	F30
0	80	Qi									

Instruction	n status	_			Ехеси	ıtioı Write					
Instruction	1 <i>j</i>	k	iteration	Issue	comp	lete Result	_	Busy	Add	ress	
LD FO	0	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1				Load2	No			
SD F4	0	R1	1				Load3	No		Qi	
LD FO	0	R1	2				Store1	No			
MULT F4	FO	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservatio	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:			
C	Add1	No						LD	FO	0	R1
C) Add2	No						MULT	F4	FO	F2
C) Add3	No						SD	F4	0	R1
C) Mult1	No						SUBI	R1	R1	#8
C) Mult2	No						BNEZ	R1	Loop)
Register re	esult st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	·	F30
1	80	Qi	Load1								

Instruction	status	_			Executi	oı Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addı	ress	
LD FO	O	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	No			
SD F4	O	R1	1				Load3	No		Qi	
LD FO	O	R1	2				Store1	No			
MULT F4	FO	F2	2				Store2	No			
SD F4	O	R1	2				Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:	•		
0 /	Add1	No						LD	FO	0	R1
0 /	Add2	No						MULT	F4	FO	F2
0 /	Add3	No						SD	F4	0	R1
0 1	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0 1	Mult2	No						BNEZ	R1	Loo	C
Register res	sult st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	<u> </u>	F30
2	80	Qi	Load1		Mult1						

Instruction	status	_			Executi	oı Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addı	ress	
LD FO	O	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	No			
SD F4	O	R1	1	3			Load3	No		Qi	
LD FO	O	R1	2				Store1	Yes	80	Mult	:1
MULT F4	FO	F2	2				Store2	No			
SD F4	O	R1	2				Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Bus	y Op	Vj	Vk	Qj	Qk	Code:			
0 .	Add1	No						LD	FO	0	R1
0 .	Add2	No						MULT	F4	FO	F2
0 /	Add3	No						SD	F4	0	R1
0 1	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0 1	Mult2	No						BNEZ	R1	Loop)
Register res	sult st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	<u> </u>	F30
3	80	Qi	Load1		Mult1						

Note: MULT1 has no registers names in RS

Instruction	n status	_			Executi	oı Write				
Instruction	n <i>j</i>	k	iteration	Issue	comple	te Result	_	Busy	Addı	ess
LD FO	0	R1	1	1			Load1	Yes	80	
MULT F4	FO	F2	1	2			Load2	No		
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2				Store1	Yes	80	Mult1
MULT F4	FO	F2	2				Store2	No		
SD F4	0	R1	2				Store3	No		
Reservatio	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k		
Time	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:		
C	Add1	No						LD	FO	OR1
C) Add2	No						MULT	F4	FO F2
C) Add3	No						SD	F4	OR1
C) Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
C) Mult2	No						BNEZ	R1	Loop
Register re	esult st	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
4	72	Qi	Load1		Mult1					

Instruction	n status	_			Executi	oı Write				
Instruction	n <i>j</i>	k	iteration	Issue	comple	te Result	_	Busy	Addr	ess
LD FO	0	R1	1	1			Load1	Yes	80	
MULT F4	FO	F2	1	2			Load2	No		
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2				Store1	Yes	80	Mult1
MULT F4	FO	F2	2				Store2	No		
SD F4	0	R1	2				Store3	No		
Reservation	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k		
Time	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:		
C	Add1	No						LD	FO	OR1
C	Add2	No						MULT	F4	FO F2
C	Add3	No						SD	F4	OR1
C) Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
C) Mult2	No						BNEZ	R1	Loop
Register r	esult st	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
5	72	Qi	Load1		Mult1					

Instru	uction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1			Load1	Yes	80		
MULT	F4	FO	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	FO	0	R1	2	6			Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
6		72	Qi	Load2		Mult1						

Note: F0 never sees Load1 result

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1			Load1	Yes	80		
MULT	F4	FO	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	FO	0	R1	2	6			Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
7		72	Qi	Load2		Mult2						

Note: MULT2 has no registers names in RS

Instruction	status	_			Execution	oı Write					
Instruction	j	k	iteration	Issue	complet	te Result		Busy	Addr	ess	
LD FO	0	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD FO	O	R1	2	6			Store1	Yes	80	Mult1	
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2	
SD F4	0	R1	2	8			Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:			
0	Add1	No						LD	FO	O R1	
0	Add2	No						MULT	F4	FO F2	
0	Add3	No						SD	F4	O R1	
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8	
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	
Register res	sult sta	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	E F30	0
8	72	Qi	Load2		Mult2				_		

Instruction	status	_			Executi	oı Write				
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addr	ess
LD FO	0	R1	1	1	9		Load1	Yes	80	
MULT F4	FO	F2	1	2			Load2	Yes	72	
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	O	R1	2	6			Store1	Yes	80	Mult1
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2
SD F4	0	R1	2	8			Store3	No		
Reservation	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k		
Time	Name	Bus	y Op	Vj	Vk	Qj	Qk	Code:		
0	Add1	No						LD	FO	O R1
0	Add2	No						MULT	F4	FO F2
0	Add3	No						SD	F4	O R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop
Register re	sult st	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	£ F30
9	64	Qi	Load2		Mult2					

Load1 completing; what is waiting for it?

Instruction	status	_			Execution	oı Write				
Instruction	1 <i>j</i>	k	iteration	Issue	comple	te Result	_	Busy	Addr	ess
LD FO	0	R1	1	1	9	10	Load1	No		
MULT F4	FO	F2	1	2			Load2	Yes	72	
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2	6	10		Store1	Yes	80	Mult1
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2
SD F4	0	R1	2	8			Store3	No		
Reservatio	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for	k		
$Tim\epsilon$	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:		
0	Add1	No						LD	FO	OR1
0	Add2	No						MULT	F4	FO F2
0	Add3	No						SD	F4	OR1
4	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop
Register re	esult sta	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
10	64	Qi	Load2		Mult2					

Load2 completing; what is waiting for it?

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	3	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	4	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	p
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
11		64	Qi	Load3		Mult2						

Instru	uction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	2	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	3	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12		F30
12		64	Qi	Load3		Mult2						

Instru	uction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	2	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
13		64	Qi	Load3		Mult2						

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14		Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	1	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
14		64	Qi	Load3		Mult2						

Mult1 completing; what is waiting for it?

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15		Store2	Yes	72	Mul	12
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	No						SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12		F30
15		64	Qi	Load3	_	Mult2			-			

• Mult2 completing; what is waiting for it?

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Class	`k	R1		FO	F2	F4	F6	F8	F10	F12		F30
Cloc	<i>></i> 1 \	• • •										

Instru	uction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	<			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
		, , , , , , ,	140						30	14	U	1 🕻 1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	
	_	Mult1		MULTD		R(F2)	Load3			R1		#8
Regis	0	Mult1	Yes No	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
Regis Cloc	0 ter re	Mult1 Mult2	Yes No	MULTD FO	F2	R(F2) F4	Load3 F6	F8	SUBI BNEZ	R1 R1	R1 Loo	#8

Instru	ction	status				Execution	Write					
Instru	iction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	O	R1	1	3	18		Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	80)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul ⁻	t1
Reser	vatio	n Statio	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	k	R1		FO	F2	F4	F6	F8	F10	F12		F30
18		56	Qi	Load3	_	Mult1	-		-			

Instru	ıction	status				Execution	Write					
Instru	ıction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vatior	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	[,] Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
		Add1 Add2	No No						LD MULT			R1 F2
	0										FO	F2
	0	Add2	No	MULTD		R(F2)	Load3		MULT	F4	FO	F2 R1
	0 0 0	Add2 Add3 Mult1	No No	MULTD		R(F2)	Load3		MULT SD	F4 F4 R1	FO O	F2 R1 #8
Regis	0 0 0 0	Add2 Add3 Mult1	No No Yes No	MULTD		R(F2)	Load3		MULT SD SUBI	F4 F4 R1	FO O R1	F2 R1 #8
Regis	0 0 0 0 ter re	Add2 Add3 Mult1 Mult2	No No Yes No	MULTD FO	F2	R(F2) F4	Load3	F8	MULT SD SUBI BNEZ	F4 F4 R1 R1	FO O R1 Loo	F2 R1 #8

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8	20		Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
20		56	Qi	Load3		Mult1						

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	O	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	No			
SD	F4	0	R1	2	8	20	21	Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	<			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	О	Add3	No						SD	F4	0	R1
									30	1 7		
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	_			MULTD		R(F2)	Load3			R1		
Regis	0		Yes No	MULTD		R(F2)	Load3		SUBI	R1	R1	
Regis Cloc	0 ter re	Mult2	Yes No	MULTD FO	F2	R(F2) F4	Load3 F6	F8	SUBI BNEZ	R1 R1	R1 Loo	

Tomasulo Summary

- Reservations stations: renaming to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Helps cache misses as well
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264 DAP Spr. '98 ©UCB 62