



AURA / SIGNALS & MODULE POWER

Functional schematic: match the labelled pads. Physical header orientations are on Sheet 3.



AURA / BATTERY & USB-C CHARGING

Functional schematic. Switch blades shown in RUN; open crosses are intentionally unconnected terminals.



One total 5.1k per CC pin; do not duplicate fitted Rd.

ONE mechanically linked DPDT
RUN: system on; charging input open.
CHARGE: system off; USB feeds charger.
Both poles must switch together.
Identify actual lugs by continuity.


Replace the existing RPROG with 3.0k (IC pin 2 PROG to pin 3 GND); expected 367-400mA, measure actual.
PGND = OUT-/IN-; only the cell negative goes to B-. Booster stays attached and consumes idle current.

AURA / EXACT HEADER LABELS

Views below are explicitly named. Reversing the board reverses the apparent left/right pin order.

C3 / COMPONENT FACE / USB AT TOP


Nologo reference; verify actual A33 silk.



5V is supply input; 3V3 is regulator output. Native USB is GPIO18/19 internally. GPIO20 also serves UART0 RX; use native USB for programming.

LCD / BACK-COMPONENT FACE


DM0049 / header at bottom



The display/front face reverses this order. This seven-pin board has no separate BL pad in the documented header.

TOUCH / COMPONENT FACE


MD0206 / header at top



Use active-high momentary output.

AMPLIFIER / COMPONENT FACE

MD0860 / header at bottom



SD to 3V3 forces LEFT audio. GAIN open = 9dB, if no board strap is fitted. Verify straps before changing gain.

TERMINAL NAMES TAKE PRIORITY

Sheets 1/2 place pins for readable wiring. Only this sheet specifies header viewing direction.


Supplier photos verify LCD, touch and amp orders. C3 uses the manufacturer reference; confirm the received revision.

All unused MCU GPIOs remain unconnected. No signal connects to a battery rail.

AURA / CHARGING TERMINALS & USE

Terminal labels are verified from selected supplier photographs; actual board topology still needs continuity checks.

TP4056 / COMPONENT FACE / USB LEFT



IN-/OUT- are expected to share protected ground. B- is the cell-only return through the protection stage. Do not bypass it with a ground jumper.

MT3608 / MATCH VIN & VOUT SILK

VIN+ from charger OUT+; VIN-/VOUT- to PGND.

VOUT+ through pole A to SYS_5V.

VIN end has the inductor/IC; VOUT end has the blue trim pot. Set 5.0V under a dummy load before attaching electronics.

TO CHARGE

Select CHARGE; plug a regulated 5V USB wall source rated 1A or more into the external inlet. The normal load is off. Confirm the received board's charging/full indicators.

USB-C BREAKOUT / HW-139

The photo shows twelve labelled pads. Follow their silk; names VCC1/2 and GND1/2 below identify the two occurrences, not factory numeric labels.

VCC + VCC	Join both to USB_CHARGE_5V
GND + GND	Join both to PGND
CC1	One 5.1k resistor to PGND
CC2	A separate 5.1k resistor to PGND
DP1 / DN1 / DP2 / DN2	Leave open
SBU1 / SBU2	Leave open

Do not short CC1 to CC2; do not double existing Rd.

DPDT / IDENTIFY LUGS BEFORE SOLDERING

The six lugs are unnumbered. Find each common and its two throws with a continuity meter. Assign A_RUN and B_CHARGE by the mounted lever positions; insulate both unused throws. Do not infer contact direction from the lever.

TO PROGRAM / FIRST POWER-UP

Select CHARGE before plugging C3 USB into a PC. Unplug that cable before RUN. Keep TP4056 native USB unused. Verify polarity, 5V/3V3 rails and charge current before closing the case.