


# **Basic Language Concepts**

 ${\hbox{$\mathbb{C}$ Sudhakar Yalamanchili, Georgia Institute of Technology, 2006}}$ 

(1)



# **Describing Design Entities**




- Primary programming abstraction is a design entity
  - Register, logic block, chip, board, or system
- What aspects of a digital system do we want to describe?
  - Interface: how do we connect to it
  - Function: what does it do?
- VHDL 1993 vs. VHDL 1987

(2)



#### **Describing the Interface: The Entity Construct**




- The interface is a collection of ports
  - Ports are a new programming object: signal
  - Ports have a type, e.g., bit
  - Ports have a mode: in, out, inout (bidirectional)

(3)




## The Signal Object Type

- VHDL supports four basic objects: variables, constants, signals and file types (1993)
- Variable and constant types
  - Follow traditional concepts
- The signal object type is motivated by digital system modeling
  - Distinct from variable types in the association of time with values
  - Implementation of a signal is a sequence of time-value pairs!
    - · Referred to as the driver for the signal



#### Georgia Tech

# Describing Behavior: The Architecture Construct





- Description of events on output signals in terms of events on input signals: the signal assignment statement
- Specification of propagation delays
- Type bit is not powerful enough for realistic simulation: use the IEEE 1164 value system

(6)



### **Example Entity Descriptions: IEEE 1164**






(7)

#### Georgia Tech

# Describing Behavior: The Architecture Construct



library IEEE; Declarations for a use IEEE.std\_logic\_1164.all;

entity half\_adder is
port (a, b : in std\_ulogic;
sum, carry :out std\_ulogic);
end entity half\_adder;

architecture behavioral of half\_adder is
begin
sum <= (a xor b) after 5 ns;
carry <= (a and b) after 5 ns;
end architecture behavioral;</pre>


 Use of the IEEE 1164 value system requires inclusion of the library and package declaration statements

(8)



### **Libraries and Packages**


- Libraries are logical units that are mapped to physical directories
- Packages are repositories for type definitions, procedures, and functions
  - User defined vs. system packages



(9)



# Configurations



- Separate the specification of the interface from that of the implementation
  - An entity may have multiple architectures
- Configurations associate an entity with an architecture
  - Binding rules: default and explicit
- Use configurations (more later!)

(10)



#### **Design Units**

- Primary design units
  - Entity
  - Configuration
  - Package Declaration
  - These are not dependent on other design units
- Secondary design units
  - Package body
  - Architecture
- · Design units are created in design files
- Now you know the layout of a VHDL program!

(11)


#### Georgia Tech

# **Simple Signal Assignment**

library IEEE; use IEEE.std\_logic\_1164.all; entity full\_adder is port (in1, in2, c\_in: in std\_ulogic; sum, c\_out: out std\_ulogic); end entity full\_adder;  $\begin{tabular}{ll} \textbf{architecture} & dataflow \ \textbf{of} \ full\_adder \ \textbf{is} \\ \textbf{signal} \ s1, \ s2, \ s3: \ std\_ulogic; \\ \textbf{constant} \ gate\_delay: \ \textbf{Time} := 5 \ \textbf{ns}; \\ \textbf{begin} \\ L1: \ s1 <= (In1 \ \textbf{xor} \ In2) \ \textbf{after} \ gate\_delay; \\ \end{tabular}$ 

L2: s2 <= (c\_in and s1) after gate\_delay; L3: s3 <= (In1 and In2) after gate\_delay; L4: sum <= (s1 xor c\_in) after gate\_delay; L5: c out <= (s2 or s3) after gate delay;

end architecture dataflow;




(12)



#### **Simple Signal Assignment Statement**

- The constant programming object
  - Values cannot be changed
- Use of signals in the architecture
  - Internal signals connect components
- A statement is executed when an event takes place on a signal in the RHS of an expression
  - 1-1 correspondence between signal assignment statements and signals in the circuit
  - Order of statement execution follows propagation of events in the circuit
  - Textual order does not imply execution order

(13)





#### Implementation of Signals (cont.)

- In the absence of initialization, default values are determined by signal type
- Waveform elements describe time-value pairs
- Transactions are internal representations of signal value assignments
  - Events correspond to new signal values
  - A transaction may lead to the same signal value

(15)

#### Georgia Tech

## Implementation of Signals (cont.)




- Driver is set of future signal values: current signal value is provided by the transaction at the head of the list
- We can specify multiple waveform elements in a single assignment statement
  - Specifying multiple future values for a signal
- · Rules for maintaining the driver
  - Conflicting transactions

(16)



#### **Example: Waveform Generation**




signal <= '0','1' after 10 ns,'0' after 20 ns,'1' after 40 ns;

- Multiple waveform elements can be specified in a single signal assignment statement
- Describe the signal transitions at future point in time
  - Each transition is specified as a waveform element

(17)



## **Resolved Signal Types**



- At any point in time what is the value of the bus signal?
- · We need to "resolve" the value
  - Take the value at the head of all drivers
  - Select one of the values according to a resolution function
- Predefined IEEE 1164 resolved types are std\_logic and std\_logic\_vector

(18)



#### **Conditional Signal Assignment**

```
note type
library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port ( In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
Sel: in std_logic_vector(1 downto 0);
Z: out std_logic_vector (7 downto 0));
end entity mux4;
architecture behavioral of mux4 is
begin
Z \le In0 after 5 ns when Sel = "00" else
In1 after 5 ns when Sel = "01" else
                                                        Evaluation Order is
In2 after 5 ns when Sel = "10" else
                                                        important!
In3 after 5 ns when Sel = "11" else
"00000000" after 5 ns;
end architecture behavioral;
```

· First true conditional expression determines the output value

(19)



## **Unaffected Signals**

```
library IEEE;
use IEEE.std_logic_1164.all;
entity pr_encoder is
port (S0, S1,S2,S3: in std_logic;
Z: out std_logic_vector (1 downto 0));
end entity pr_encoder;
architecture behavioral of pr_encoder is
begin
Z <= "00" after 5 ns when S0 = '1' else
"01" after 5 ns when S1 = '1' else
unaffected when S2 = '1' else
"11" after 5 ns when S3 = '1' else
"00" after 5 ns;
end architecture behavioral;
```

- · Value of the signal is not changed
- VHDL 1993 only!

(20)



#### **Selected Signal Assignment Statement**

```
library IEEE;
use IEEE.std logic 1164.all;
entity mux4 is
port ( In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
Sel: in std logic vector(1 downto 0);
Z : out std_logic_vector (7 downto 0));
end entity mux4;
architecture behavioral-2 of mux4 is
begin
with Sel select
Z \leq (In0 \text{ after 5 ns}) \text{ when "00"}
(In1 after 5 ns) when "01",
                                         All options must be covered
(In2 after 5 ns) when "10",
                                         and only one
(In3 after 5 ns) when "11"
                                         must be true!
(In3 after 5 ns) when others;
end architecture behavioral;
```

- The "when others" clause can be used to ensure that all options are covered
- The "unaffected" clause may also be used here

(21)



## **A VHDL Model Template**

```
library library-name-1, library-name-2;
                                                        Declare external libraries and
use library-name-1.package-name.all;
                                                        visible components
use library-name-2.package-name.all;
entity entity name is
port(
          input signals: in type;
                                                         Define the interface
          output signals : out type);
end entity entity_name;
architecture arch_name of entity_name is
-- declare internal signals
-- you may have multiple signals of different types
                                                                Declare signals used to connect
signal internal-signal-1 : type := initialization;
                                                                components
signal internal-signal-2 : type := initialization;
-- specify value of each signal as a function of other signals
                                                                      Definition of how & when internal
internal-signal-1 <= simple, conditional, or selected CSA;
                                                                      signal values are computed
internal-signal-2 <= simple, conditional, or selected CSA;
output-signal-1 <= simple, conditional, or selected CSA;
                                                                      Definition of how & when external
output-signal-2 <= simple, conditional, or selected CSA;
                                                                      signal values are computed
end architecture arch name;
                                                                                       (22)
```




#### **Delay Models in VHDL**

- · Inertial delay
  - Default delay model
  - Suitable for modeling delays through devices such as gates
- Transport Delay
  - Model delays through devices with very small inertia, e.g., wires
  - All input events are propagated to output signals
- Delta delay
  - What about models where no propagation delays are specified?
  - Infinitesimally small delay is automatically inserted by the simulator to preserve correct ordering of events

(23)



# **Inertial Delays: Example**




- signal <= reject time-expression inertial value-expression after time-expression;
- Most general form of a waveform element
- VHDL 1993 enables specification of pulse rejection width

(24)



### **Transport Delays: Example**

```
architecture transport_delay of half_adder is signal s1, s2: std_logic:= '0'; begin s1 <= (a xor b) after 2 ns; s2 <= (a and b) after 2 ns; sum <= transport s1 after 4 ns; carry <= transport s2 after 4 ns; end architecture transport_delay;
```




(25)

#### Georgia Tech


# **Delta Delays: Example**

```
library IEEE;
use IEEE.std_logic_1164.all;
entity combinational is
port (In1, In2: in std_logic;
z: out std_logic);
end entity combinational;
```

architecture behavior of combinational signal s1, s2, s3, s4: std\_logic:= '0'; begin s1 <= not In1; s2 <= not In2; s3 <= not (s1 and In2); s4 <= not (s2 and In1); z <= not (s3 and s4); end architecture behavior;



(26)





# **Delay Models: Summary**

- · Delay models
  - Inertial
    - · For devices with inertia such as gates
    - · VHDL 1993 supports pulse rejection widths
  - Transport
    - · Ensures propagation of all events
    - · Typically used to model elements such as wires
  - Delta
    - Automatically inserted to ensure functional correctness of code blocks that do not specify timing
    - · Enforces the data dependencies specified in the code



#### Summary

- · Primary unit of abstraction is a design entity
- · Design units include
  - Primary design units
    - entity, configuration, package declaration
  - Secondary design units
    - architecture, package body
- Concurrent signal assignment statements
  - Simple, selected, conditional
  - Can be coalesced to form models of combinational circuits

(29)