

# Identifiers, Data Types, and Operators

© Sudhakar Yalamanchili, Georgia Institute of Technology, 2006

(1)

#### Georgia Tech

# **Identifiers, Data Types, and Operators**

- · Identifiers
  - Basic identifiers: start with a letter, do not end with "\_"
  - Case insensitive
- Data Objects
  - Signals
  - Constants
  - Variables
  - Files

(2)



### **VHDL Standard Data Types**

| Туре       | Range of values                                      | Example declaration                              |  |  |
|------------|--|--|--|--|
| integer    | implementation defined                               | signal index: integer:= 0;                       |  |  |
| real       | implementation defined                               | variable val: real:= 1.0;                        |  |  |
| boolean    | (TRUE, FALSE)  | variable test: boolean:=TRUE;                    |  |  |
| character  | defined in package STANDARD                          | variable term: character:= '@';                  |  |  |
| bit        | 0, 1   | signal In1: bit:= '0';                           |  |  |
| bit_vector | array with each element of type bit                  | variable PC: bit_vector(31 downto 0)             |  |  |
| time       | implementation defined                               | variable delay: time:= 25 ns;                    |  |  |
| string     | array with each element of type character            | variable name : string(1 to 10) := "model name"; |  |  |
| natural    | 0 to the maximum integer value in the implementation | variable index: natural:= 0;                     |  |  |
| positive   | 1 to the maximum integer value in the implementation | variable index: positive:= 1;                    |  |  |

(3)



# **Data Types (cont.)**

- Enumerated data types are particularly useful for constructing models of computing systems
  - Examples type instr\_opcode is ('add', 'sub', 'xor', 'nor', 'beq', 'lw', 'sw'); type state is ('empty', 'half\_full', 'half\_empty', 'empty');
- Array types

type byte is array (7 downto 0) of std\_logic; type word is array (31 downto 0) of std\_logic; type memory is array (0 to 4095) of word;

(4)



## **Physical Types**

```
type time is range <implementation dependent>
units
fs;
                -- femtoseconds
ps = 1000 fs; -- picoseconds
ns = 1000 ps; -- nanoseconds
us = 1000 ns; -- microseconds
ms = 1000 us; -- milliseconds
s = 1000 \text{ ms}; -- seconds
min = 60 s;
                -- minutes
hr = 60 min; -- hours
end units;
                                          In terms of base units
type power is range 1 to 1000000
units
uw;
                     -- base unit is microwatts
mw = 1000 uw;
                     -- milliwatts
w = 1000 \text{ mw};
                     -- watts
kw = 1000000 \text{ mw} -- kilowatts
mw = 1000 \text{ kw};
                     -- megawatts
end units;
```

(5)

#### Georgia Tech

## **Physical Types: Example**

```
entity inv rc is
generic (c load: real:= 0.066E-12); -- farads
port (i1: in std logic;
    o1: out: std logic);
constant rpu: real:= 25000.0; --ohms
constant rpd: real :=15000.0; -- ohms
end inv_rc;
                                           explicit type casting and range management
architecture delay of inv rc is
constant tplh: time := integer (rpu*c load*1.0E15)*3 fs;
constant tpll: time := integer (rpu*c_load*1.0E15)*3 fs;
o1 <= '1' after tplh when i1 = '0' else
   '0' after tpll when i1- = '1' or i1 = 'Z' else
   'X' after tplh;
end delay;
Example adapted from "VHDL: Analysis and Modeling of Digital Systems," Z. Navabi, McGraw Hill, 1998.
```

(6)



## **Physical Types: Example (cont.)**

```
type capacitance is range 0 to
                                          type resistance is range 0 to 1E16
   1E16
                                          units
units
                                          I_o; -- milli-ohms
ffr; -- femtofarads
                                          ohms = 1000 I o;
pfr = 1000 ffr;
                                          k o= 1000 ohms;
nfr = 1000 pfr;
                                          m_o = 1000 k_o;
ufr = 1000 nfr
                                          g_o = 1000 m_o;
mfr = 1000 ufr
                                          end units:
far = 1000 mfr;
kfr = 1000 far;
end units:
```

 Rather than mapping the values to the real numbers, create new physical types

Example adapted from "VHDL: Analysis and Modeling of Digital Systems," Z. Navabi, McGraw Hill, 1998.

(7)



# Physical Types: Example (cont.)

```
entity inv rc is
generic (c_load: capacitance := 66 ffr); -- farads
port (i1: in std_logic;
     o1: out: std_logic);
constant rpu: resistance:= 25000 ohms;
constant rpd: resistance := 15000 ohms;
end inv_rc;
                                              Define a new overloaded multiplication operator
architecture delay of inv rc is
                                                                      This expression now becomes
constant tplh: time := (rpu/ 1 | o)* (c load/1 ffr) *3 fs/1000;
constant tpll: time := (rpu/ 1 l_o)* (c_load/1 ffr) *3 fs/1000;
o1 <= '1' after tplh when i1 = '0' else
                                                                            rpu * c_load * 3
   '0' after tpll when i1 = '1' or i1 = 'Z' else
   'X' after tplh;
end delay;
Example adapted from "VHDL: Analysis and Modeling of Digital Systems," Z. Navabi, McGraw Hill, 1998.
                                                                                  (8)
```



## **Modeling with Physical Types**

- Use packages to encapsulate type definitions, type conversions functions and arithmetic functions for new types
- Examples
  - Modeling power
  - Modeling silicon area
  - Modeling physical resources that are "cumulative"

(9)



# **Operators**

•VHDL '93 vs. VHDL '87 operators

| logical operators       | and | or  | nan<br>d | nor | xo<br>r | xnor |
|-------------------------|-----|-----|----------|-----|---------|------|
| relational operators    | =   | /=  | <        | <=  | >       | >=   |
| shift operators         | sll | srl | sla      | sra | rol     | ror  |
| addition operators      | +   | _   | &        |     |         |      |
| unary operators         | +   | _   |          |     |         |      |
| multiplying operators   | *   | 1   | mod      | rem |         |      |
| miscellaneous operators | **  | abs | not      | &   |         |      |

 VHDL text or language reference manual for less commonly used operators and types

(10)