


# **Modeling Structure**

© Sudhakar Yalamanchili, Georgia Institute of Technology, 2006

(1)



### **Elements of Structural Models**




- Structural models describe a digital system as an interconnection of components
- Descriptions of the behavior of the components must be independently available as structural or behavioral models
  - An entity/architecture for each component must be available

(2)



### **Modeling Structure**



- · Define the components used in the design
- Describe the interconnection of these components

(3)



# **Modeling Structure**

```
architecture structural of full adder is
component half_adder is -- the declaration
port (a, b: in std_logic; -- of components you will use
sum, carry: out std_logic);
                                                       unique name of the components
end component half adder;
                                                       component type
component or 2 is
                                                       interconnection of the component
port(a, b : in std_logic;
                                                       ports
c : out std_logic);
end component or 2;
signal s1, s2, s3 : std_logic;
begin
H1: half_adder port map (a => In1, b => In2, sum=>s1, carry=>s3);
H2:half_adder port map (a \Rightarrow s1, b \Rightarrow c_in, sum \Rightarrowsum,
O1: or_2 port map (a => s2, b => s3, c => c_out);
                                                      component instantiation statement
end architecture structural;
```

Entity/architecture for half\_adder and or\_2 must exist

(4)



### **Example: State Machine**

```
library IEEE;
                                                         component dff is
use IEEE.std_logic_1164.all;
                                                         port (clk, reset, d: in std logic;
entity serial_adder is
                                                         q, qbar : out std_logic);
port (x, y, clk, reset : in std logic;
                                                         end component dff;
z : out std logic);
                                                         signal s1, s2 :std_logic;
end entity serial_adder;
                                                         begin
architecture structural of serial_adder is
                                                         -- describe the component interconnection
-- declare the components that we will be using
                                                         C1: comb port map (x \Rightarrow x, y \Rightarrow y, c_{in} \Rightarrow
component comb is
                                                         s1, z =>z, carry => s2);
port (x, y, c_in : in std_logic;
                                                         D1: dff port map(clk => clk, reset => reset,
z, carry : out std_logic);
                                                         d => s2, q => s1,
end component comb;
                                                         qbar => open);
                                                         end architecture structural;
```

- Structural models can be easily generated from schematics
- Name conflicts in the association lists?
- The "open" attribute

(5)



# **Hierarchy and Abstraction**


```
architecture structural of half_adder is
component xor2 is
port (a, b : in std_logic;
c : out std_logic);
end component xor2;
component and2 is
port (a, b : in std_logic;
c : out std_logic);
end component and2;
begin
EX1: xor2 port map (a => a, b => b, c => sum);
AND1: and2 port map (a=> a, b=> b, c=> carry);
end architecture structural;
```

- Structural descriptions can be nested
- The half adder may itself be a structural model

(6)



### **Hierarchy and Abstraction**




- Nested structural descriptions to produce hierarchical models
- · The hierarchy is flattened prior to simulation
- Behavioral models of components at the bottom level must exist

(7)



# **Hierarchy and Abstraction**



- Use of IP cores and vendor libraries
- Simulations can be at varying levels of abstraction for individual components

(8)



#### **Generics**

```
library IEEE;
use IEEE.std_logic_1164.all;
entity xor2 is
generic (gate_delay: Time:= 2 ns);
port(In1, In2: in std_logic;
z: out std_logic);
end entity xor2;

architecture behavioral of xor2 is
begin
z <= (In1 xor In2) after gate_delay;
end architecture behavioral;
```

Enables the construction of parameterized models

(9)





### **Generics in Hierarchical Models**

```
architecture generic_delay of half_adder is
component xor2
generic (gate_delay: Time);
port (a, b : in std_logic;
c : out std_logic);
end component;
component and2
generic (gate_delay: Time);
port (a, b : in std_logic;
c: out std_logic);
end component;
begin
EX1: xor2 generic map (gate_delay => 6 ns)
          port map(a => a, b => b, c => sum);
A1: and2 generic map (gate_delay => 3 ns)
          port map(a=> a, b=> b, c=> carry);
end architecture generic_delay;
```

Parameter values are passed through the hierarchy

(10)







#### **Precedence of Generic Declarations**


```
architecture generic_delay2 of half_adder is
 component xor2
 generic (gate_delay: Time);
 port(a,b : in std_logic;
 c : out std_logic);
 end component;
 component and2
 generic (gate_delay: Time:= 6 ns);
                                                        takes precedence
 port (a, b : in std_logic;
 c : out std_logic);
 end component;
 begin
 EX1: xor2 generic map (gate_delay => gate_delay)
 port map(a => a, b => b, c => sum);
 A1: and2 generic map (gate_delay => 4 ns)
→ port map(a=> a, b=> b, c=> carry);
 end generic_delay2;
```

Generic map takes precedence over the component declaration

(13



# **Generics: Properties**



- · Generics are constant objects and can only be read
- The values of generics must be known at compile time
- They are a part of the interface specification but do not have a physical interpretation
- Use of generics is not limited to "delay like" parameters and are in fact a very powerful structuring mechanism

(14)



### **Example: N-Input Gate**

```
entity generic_or is
generic (n: positive:=2);
port (in1 : in std_logic_vector ((n-1) downto 0);
z : out std_logic);
end entity generic_or;
architecture behavioral of generic_or is
begin
process (in1) is
variable sum : std_logic:= '0';
begin
sum := '0'; -- on an input signal transition sum must
be reset
for i in 0 to (n-1) loop
sum := sum or in1(i);
end loop;
z \leq sum;
end process;
end architecture behavioral;
```

Map the generics to create different size OR gates

(15)



### **Example: Using the Generic N-Input OR Gate**

```
architecture structural of full_adder is
component generic_or
generic (n: positive);
port (in1: in std logic vector ((n-1) downto 0);
z : out std logic);
end component;
... -- remainder of the declarative region from earlier example
begin
H1: half adder
                        port map (a => In1, b => In2, sum=>s1, carry=>s3);
H2:half_adder
                        port map (a \Rightarrow s1, b \Rightarrow c_{in}, sum \Rightarrow sum, carry \Rightarrow s2);
O1: generic_or
                        generic map (n \Rightarrow 2)
                        port map (a => s2, b => s3, c => c_out);
end structural;
```

- Full adder model can be modified to use the generic OR gate model via the generic map () construct
- Analogy with macros

(16)



### **Example: N-bit Register**

```
entity generic reg is
generic (n: positive:=2);
           clk, reset, enable : in std_logic;
           d: in std_logic_vector (n-1 downto 0);
           q: out std_logic_vector (n-1 downto 0));
end entity generic_reg;
architecture behavioral of generic reg is
reg_process: process (clk, reset)
begin
if reset = '1' then
           q \leq (others \Rightarrow '0');
elsif (rising edge(clk)) then
           if enable = '1' then q \le d;
           end if;
end if;
end process reg process;
end architecture behavioral;
```

 This model is used in the same manner as the generic OR gate

(17)

#### Georgia Tech

# **Component Instantiation and Synthesis**

- Design methodology for inclusion of highly optimized components or "cores"
  - Optimized in the sense of placed and routed
  - Intellectual property cores for sale
  - Check out http://www.xilinx.com/ipcenter/index.htm
- Core generators for static generation of cores
  - Generation of VHDL/Verilog models of placed and routed designs
  - Component instantiation for using cores in a design
- Access to special components/circuitry within the target chip

(18)



### **Example: Using Global Resources**

```
library IEEE;
                                                    signal local F15, local phi2: std logic; -- local
use IEEE.std_logic_1164.all;
                                                        signals
                                                    begin
entity my_clocks is
                                                    O1: osc4 port map(F15 =>local_F15); --
port (phi1, phi2: out std_logic);
                                                        instantiate the oscillator
end entity my_clocks;
                                                    B1: bufg port map (I => local_F15, O => phi1); --
                                                        instantiate the two global buffers
architecture behavioral of my_clocks is
component OSC4 is -- on chip oscillator
                                                    B2: bufg port map (I => local phi2, O => phi2);
port (F8M : out std_logic; -- 8 Mhz clock
F500k: out std_logic;-- 500Khz clock
                                                   local phi2 <= not local F15; -- phi2 is the
F15: out std_logic);-- 15 hz clock
                                                        complement of phi1
end component OSC4;
                                                    end architecture behavioral;
component BUFG is -- global buffer connection
    to low skew lines
port (I : in std_logic;
    O: out std logic);
end component BUFG;
```

- Component abstractions for special support within the chip
  - For global signals
  - For shared system level components

(19)

#### Georgia Tech

### Implementing Global Set/Reset in VHDL

```
process
library IEEE;
use IEEE.std_logic_1164.all;
                                                  begin
                                                  wait until (rising_edge(clk));
entity sig_var is
                                                  if (reset = '1') then
port ( clk, reset,x, y, z: in std_logic;
                                                  w <= '0';
w : out std_logic);
                                                  s1 <= '0';
end sig var;
                                                  s2 <= '0';
architecture behavior of sig_var is
                                                  else
component STARTUP is
                                                  L1: s1 <= x xor y;
port (GSR: in std_logic);
                                                  L2: s2 \le s1 or z;
end component STARTUP;
                                                  L3: w <= s1 nor s2:
signal s1, s2 : std logic;
                                                  end if;
U1: STARTUP port map(GSR => reset);
                                                   end process;
                                                  end behavior;
```

- GSR inferencing optimization
- Connect your reset signal to this global net
- Note
  - improves "routability" of designs

(20)



#### **Core Generators**

- Xilinx Logic Core utility
- Parameterized modules
  - User controlled generation of VHDL modules
  - Instantiation within a design
  - Simulaton and synthesis
- Third party view of the world of hardware design
  - Analogy with software and compilers
  - What is software vs. hardware anymore?

(21)

#### Georgia Tech

### **The Generate Statement**

- What if we need to instantiate a large number of components in a regular pattern?
  - Need conciseness of description
  - Iteration construct for instantiating components!
- The *generate* statement
  - A parameterized approach to describing the regular interconnection of components

```
a: for i in 1 to 6 generate
```

```
a1: one_bit generic map (gate_delay)
port map(in1=>in1(i), in2=> in2(i), cin=>carry_vector(i-1),
    result=>result(i), cout=>carry_vector(i),opcode=>opcode);
end generate;
```

(22)



### The Generate Statement: Example

Instantiating an register

```
entity dregister is
port ( d : in std_logic_vector(7 downto 0);
q : out std_logic_vector(7 downto 0);
clk : in std_logic);
end entity dregisters
architecture behavioral of dregister is
begin
d: for i in dreg'range generate
reg: dff port map( (d=>d(i), q=>q(i), clk=>clk;
end generate;
end architecture register;
```

- Instantiating interconnected components
  - Declare local signals used for the interconnect

(23)



## The Generate Statement: Example

```
library IEEE;
use IEEE.std_logic_1164.all;
entity multi_bit_generate is
generic(gate_delay:time:= 1 ns;
        width:natural:=8); -- the default is a 8-bit ALU
                                                          for bit position 0
port( in1 : in std_logic_vector(width-1 downto 0);
      in2: in std_logic_vector(width-1 downto 0);
      result : out std_logic_vector(width-1 downto 0);
      opcode: in std_logic_vector(1 downto 0);
      cin: in std_logic;
      cout : out std logic);
end entity multi_bit_generate;
architecture behavioral of multi_bit_generate is
                                                          end generate:
component one bit is -- declare the single bit ALU
generic (gate_delay:time);
                                                          for bit position 7
port (in1, in2, cin: in std_logic;
     result, cout : out std_logic;
```

opcode: in std\_logic\_vector (1 downto 0));

end component one\_bit;

signal carry\_vector: std\_logic\_vector(width-2 downto 0);
-- the set of signals for the ripple carry

a0: one\_bit generic map (gate\_delay) -- instantiate ALU for bit position 0 port map (in1=>in1(0), in2=>in2(0), result=>result(0), cin=>cin, opcode=>opcode, cout=>carry\_vector(0));

a2to6: for i in 1 to width-2 generate -- generate instantiations for bit positions 2-6
a1: one\_bit generic map (gate\_delay)
port map(in1=>in1(i), in2=> in2(i), cin=>carry\_vector(i-1),
result=>result(i), cout=>carry\_vector(i),opcode=>opcode);
end generate:

a7: one\_bit generic map (gate\_delay) -- instantiate ALU for bit position 7 port map (in1=>in1(width-1), in2=>in2(width-1), result=> result(width-1), cin=>carry\_vector(width-2), opcode=>opcode, cout=>cout); end architecture behavioral;




### **Using the Generate Statement**

- · Identify components with regular interconnect
- Declare local arrays of signals for the regular interconnections
- · Write the generate statement
  - Analogy with loops and multidimensional arrays
  - Beware of unconnected signals!
- · Instantiate remaining components of the design

(25)



# **Configurations**




- A design entity can have multiple alternative architectures
- A configuration specifies the architecture that is to be used to implement a design entity

(26)



### **Component Binding**



- We are concerned with configuring the architecture and not the entity
- Enhances sharing of designs: simply change the configuration

(27)



# **Default Binding Rules**

```
architecture structural of serial_adder is
component comb is
port (a, b, c_in : in std_logic;
z, carry : out std_logic);
end component comb;
component dff is
port (clk, reset, d :in std_logic;
q, qbar :out std_logic);
end component dff;
signal s1, s2 : std_logic;
C1: comb port map (a => a, b => b, c_i => s1, z => z, carry => s2);
D1: dff port map(clk \Rightarrow clk, reset \Rightarrow reset, d\Rightarrow s2, q\Rightarrows1, qbar \Rightarrow open);
end architecture structural;
```

- Search for entity with the same component name
- If multiple such entities exist, bind the last compiled architecture for that entity
- How do we get more control over binding?

(28)



### **Configuration Specification**

```
library name
                                                                         entity name
architecture structural of full_adder is
                                                                         architecture name
--declare components here
signal s1, s2, s3: std_logic;
-- configuration specification
for H1: half adder use entity WORK.half adder (behavioral);
for H2: half adder use entity WORK.half adder (structural);
for O1: or_2 use entity POWER.lpo2 (behavioral)
generic map(gate_delay => gate_delay)
port map (I1 => a, I2 => b, Z=>c);
begin -- component instantiation statements
H1: half adder port map (a \Rightarrow In1, b \Rightarrow In2, sum \Rightarrow s1, carry \Rightarrow s2);
H2: half_adder port map (a \Rightarrow s1, b \Rightarrow c_{in}, sum \Rightarrow sum, carry \Rightarrow s2);
O1: or_2 port map(a \Rightarrow s2, b \Rightarrow s3, c \Rightarrow c_{out});
end structural;
```

We can specify any binding where ports and arguments match

(29)



# **Configuration Specification**

- Short form where applicable
   for all: half\_adder use entity WORK.half\_adder (behavioral);
- Not constrained by the name space
- · Delayed binding when a specification is not present
  - Will be available at a later step
  - Analogous to unresolved symbol references during compilation of traditional programs

(30)



### **Configuration Declaration**

```
configuration Config_A of full_adder is -- name the configuration
-- for the entity

for structural -- name of the architecture being configured

for H1: half_adder use entity WORK.half_adder (behavioral);
end for;
--

for H2: half_adder use entity WORK.half_adder (structural);
end for;
--

for O1: or_2 use entity POWER.lpo2 (behavioral)
generic map(gate_delay => gate_delay)
port map (I1 => a, I2 => b, Z=>c);
--
end for;
--
end for;
end Config_A;
```

- · Written as a separate design unit
- · Can be written to span a design hierarchy
- Use of the "for all" clause

(31)



# **Summary**

- Structural models
  - Syntactic description of a schematic
- Hierarchy and abstraction
  - Use of IP cores
  - Mixing varying levels of detail across components
- Generics
  - Construct parameterized models
  - Use in configuring the hardware
- Configurations
  - Configuration specification
  - Configuration declaration

(32)