

## MONTEVINA CUSTOMER REFERENCE PLATFORM SCHEMATIC ANNOTATIONS AND BOARD INFORMATION Jumper / Switch Settings ock with PM GMCH SKU I C / SMB Addresses Voltage Rails POWER PLANE VOLTAGE ACTIVE IN 6V=14.1V 6V=14.1V 6V=14.1V S0/M0, (S3-S5)/M1, (S3-S5)/M-off S0/M0, (S3-S5)/M1, (S3-S5)/M-off Battery Rail in Mobile Power Mode Battery Rail in Mobile Power Mode Battery Rail in Mobile Power Mode DB800 Clock Buffer +VBATS BSEL( +VBATS +V12S -V12A -V12S +V5A +V5 +V5S +V3.3A SO-DIMMO Thermal Sensor Only on in DT Power Mode Only on in DT Power Mode all open R5E5, R5F9, R5T16, SO/MO. (S3=S5)/M1. (S3=S5)/M=off SO-DIMM1 Thermal Sensor 0011 010x R5E4, R5T5, R5T8, DDR Thermal Sensor All OPEN EMA SMB\_THRM SMB\_THRM SMB\_BS SMB\_BS SMB\_BS SMB\_BS SMB\_BS C5E8, C5E9, C5E11, C5E12, C5E13, C5E14, C5E15, C5T12, C5T13, C5U1, C5U2, C5U3 EMA Display CPU Thermal Sensor C5E8,C5E9,C5T13,C5U3 with 0 Ohm 0402 size res 0011 110x No ME G3 to M1 support SU/MU (S3-S5)/M1, (S3-S5)/M-off SU/MO, (S3-S5)/M1, S3/(M-off w/WOL\_EN) LAN SU/MO, (S3-S5)/M1 Cloc SU/MO, S3/M1, S3/M-off 1001 100x SATA Power Enable CPU Thermal Sensor IMVP6 Amb. Temp. Sensor Battery A Battery B Board ID Port Expander Docking Port Expander Skin Temperature Sensor +V3.3M +V3.3M\_CK505 +V3.3 +V3.3S IPN A93549-001 In-circuit SMC Programming SIO Reset FB5F1, FB5F2, FB5T1 +V1.8 +V1.5S +V1.05M +V1.05S S0/M0. (S3=S5)/M1. S3/M=off DDR core 0011 001x SATA interlock switch for n SMB BS SMB BS SMB ME SMB ICH A1 SMB ICH S4 SMB ICH S4 SMB ICH S4 J2G1(3 4), J2G1(5 6), J2G1(7 8) 1001 100x TOM DHYSTCAL DDESENCE J2G1(1 2), J2G1(13 14) S0/M0, (S3-S5)/M1 S0/M0 GMCH, ICH core, and FSB rail DDR command & control pull up. CPU core rail S0/M0, (S3-S5)/M1, S3/M-off +V0.9 +VCC CORE PCI-Express Slot1-5 +VCC GFXCORE GMCH Graphics core rail Docking PCTe x16 Slot (PEG) LEDs and Switches Buses labeled SMB\_ICH xx come out of ICH, via an I2C expander The rest come out of $\overline{\rm EC}.$ CR7H1 CR1B1 CR1B2 CR1B3 CR1B4 CR1B5 VID0 VID1 VID2 VID3 VID4 VID5 VID6 PCI Devices REQ/GNT # Interrupts CR1B5 CR1B7 CR9G1 CR9G3 CR9G2 CR5H6 LAN (AD24 internal) Caps Lock S3 CR5H3 CR5H7 CR5H5 CR5H4 CR7H3 M0 /M1 Net Naming Conventions System Power Good Prefix H = Host M = DDR Memory TP = Test Point (does not connect anywhere else) Power States SLP S4# +V3.3M WOL SW1C1 SW1C2 SW8E1 Power Button Reset Button Net Detect HIGH HIGH (Suspend to RAM)/M1 LOW HIGH HIGH HIGH LOW OFF OFF 3 (Suspend to RAM)/Moff нтсн LOW OFF T. C00 HIGH HIGH ON OFF LOW LOW HIGH HIGH HIGH OFF OFF PCB Footprints LOW LOW HIGH LOW HIGH OFF OFF only MCH BCL 5 (Soft Off)/M1 4 (Suspend to Disk)/Moff LOW LOW LOW HIGH LOW OFF OFF OFF OFF SOT-23 SOT23-5 LOW LOW LOW OFF 5 (Soft Off)/Moff 3 As seen from top Wake Events PME# from PCI, mini PCI slot/device, LPC slot/devic Pillar Rock Intel Confidential PCI Express, mini PCI Express, Express-card wake Wake on LAN LID switch attached to SMC HDA wake on ring NOTES HDA wake on ring SmLink for AOLII Hot Key from Scan matrix keyboard PS/2 Keyboard/mouse PWRBTN# Netdetect Size Document Number Rev Α 355659 1.0 Date: Tuesday, August 28, 2007 of 58 Sheet 3















































































































