

Notes:

- 1) Active Low Signals Names end in B or _B
- 2) PCI Edge Connector P1 is keyed as 3.3V ONLY
- 3) +IOV for PCI edge connector is wired to 3.3V
- 4) Ref. Sheet 6:

PCIe CEM Spec, Pg. 56 footnotes:

- By default the PETpx and PETnx pins shall be connected to the PCI Express transmitter differential pair on the system board, and the PCI Express receiver pair on the add-in card
- By default the PERpx and PERnx pins shall be connected to the PCI Express receiver differential pair on the system board, and the PCI Express transmitter pair on the add-in card

5) Schematics updated to Rev 02 on 2-27-08

6) Rev 02 change (sheet 8):

-R394, R402 changed from 4.7K 0402 to 1.0K 0402 (stiffer pulldown)

ML555 PCB:
Latest Schematics Revision:
-Rev 02 on 2-27-08

Xilinx PCB Schematic Number:

0381219

Xilinx

TITLE

SCHEM, ML555
PCIE PCI PCI-X PCB,1280444

SIZE

C

DWG NO

0381219

REV

02

DRAWN BY

DAVID NAYLOR

SCALE

SHEET

1

of

37

2-27-2008_10:46

6	5	4	3	2	1
1.ML555 Schematic Sheet Cover Page					
2.ML555 Schematic SheetList (this page)					
3.P1a PCI/PCI-X 3.3V Edge Connector, 32-bit portion					
4.P1b PCI/PCI-X 3.3V Edge Connector, 64-bit extension					
5.Banks 11, 13, 15 PCI/PCI-X P1 FPGA I/F, 3.0V					
6.PCLe Edge Conn.P13,PCLe I/F MGT's X0Y0,X0Y1,X0Y2,X0Y3					
7.MGT X0Y0,X0Y1,X0Y2,X0Y3 Power & Filtering					
8.SFP1(J3), SFP2(J4) Optical I/F Connectors					
9.MGTX0Y4 SFP1&2 I/F,U2 Clock Mux					
10.J5 SATAConn,MGTX0Y5 SATA I/F,J6-J9,J12-J13 SMA Conns,U3 Clock Mux					
11.Y1 Osc. 125MHz LVDS, U11 Clock Mux					
12.U1,U15 Platform Flash,P5JTAG Conn,Y2 Osc 30MHz CMOS, U9 PCI Clk Buffer					
13.U6 CPLD, Reset&Prog Push-Buttons					
14.Banks18,19 P32,P33 GPIO Samtec Connectors					
15.Banks 1, 2 PF I/F, GPIO I/F, USB I/F					
16.Bank3 GCLK I/F, misc. CLK I/F, J10-J11 Clk.SMA					
17.J15,J16 2x32 EPHY BERG HEADERS,J1 USB-B Conn, U5 USB I/F					
18.Bank12 BERG HDR I/F, Bank20 BERG HDR I/F,U6 CPLD I/F,SFP IIC I/F,USER LED I/F					
19.J2 200-pin 1.8V DDR2 SODIMM Socket					
20.DDR2 Memory Termination Resistors					
21.Banks 17 and 21 DDR2 SODIMM Socket I/F					
22.Banks 4 and 22 DDR2 SODIMM Socket I/F					
23.Bank0 JTAG and Mode I/F					
24.U8 Clock Synthesizer 1 - Memory I/F					
25.U7 Clock Synthesizer 2 - SATA and SFP I/F					
26.FPGA Power Connections: VCCINT 1.0V, VCCAUX 2.5V, GND					
27.Unused MGT's					
28.Banks 5, 6, 23, 25 unused					
29.Voltage Regulators VR1,VR2,VR3					
30.Voltage Regulators VR4,U12,U13,U14					
31.MGT Voltage Regulators VR5, VR6, VR7					
32.Decoupling Caps: 12V, 5V, 3.3V					
33.Decoupling Caps: 2.5V Vccaux, 2.5V Vcco					
34.Decoupling Caps: 1.8V DDR2 Mem, 0.9V DDR2 Term					
35.Decoupling Caps: 3.0V PCI, 1.0V Vccint					
36.ML555 Voltage Regulator Topology					
37.ML555 Block Diagram					
ML555 Schematic Sheet List					
6	5	4	3	2	1

Xilinx

TITLE

SCHEM, ML555

PCIE PCI PCI-X PCB,1280444

SIZE

C

DWG NO

0381219

REV

02

DRAWN BY

DAVID NAYLOR

SCALE


SHEET


2

of

37

2-27-2008_10:44





PCI EDGE CONNECTOR 3.3V 64-bit EXTENSION

Xilinx

TITLE

SCHEM, ML555

PCIE PCI PCI-X PCB,1280444

SIZE

C

DWG NO

0381219

REV

02

SCALE


SHEET


4

of

37

2-27-2008_10:45





Note: For more detailed information concerning MGT power and filtering requirements, see the Xilinx UG196 Virtex-5 FPGA RocketIO GTP Transceiver User Guide

MGT X0Y0,X0Y1,X0Y2,X0Y3 Power Blocks

Xilinx

TITLE

SCHEM, ML555

PCIE PCI PCI-X PCB,1280444

SIZE

C

DWG NO

0381219

REV

02

SCALE


SHEET


7


of

37


2-27-2008_14:07








125.0000MHz Epson EG2121CA-125.0000M-LHPAB



Note:
R445 100ohm parallel term for LVDS (R447/R448 50 ohm are DNA)
R447,R448 50 ohm to GND for LVPECL (R445 is DNA)



Clock Mux:

Sel:	Q0 Out:
0	LVDS_125M (default)
1	IN1 tied to static levels via p/u & p/d resistors

125MHz Osc Y1 & LVDS Clock Mux U11

xilinx

TITLE		SCHEM, ML555 PCIE PCI PCI-X PCB,1280444	
SIZE	DWG NO	0381219	REV
C			02
SCALE	SHEET	of	
	11	37	2-27-2008_11:17

A

TITLE	AGUEY - M555
-------	--------------

SIZE	DWG NO	REV
------	--------	-----

xv

SCALE	SHEET	of	35	2-27-2008 10:44
-------	-------	----	----	-----------------

C

03

381

219

9

7

02

100

6

5

4

3

2

1

D

D

C

C


B

B


A

A

To Sheet6 U16





CPLD Inputs



JTAG U6 Bypass P39
1-2 & 3-4 = PF U6 in chain
2-3 PF U6 bypassed

1.8V CPLD




Dynamic Reconfig. CPLD

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280444			
SIZE	DWG NO	REV	
C	0381219	02	
SCALE	SHEET	of	REV
	13	37	
2-27-2008_11:17			


DRAWN BY
DAVID NAYLOR



GPIO1

GPIO1_[21:02] P32 <=> Bank19


GPIO1_[23,22,01,00] P32 <=> Bank1




GPIO2

GPIO2_[21:02] P33 <=> Bank18

GPIO2_[23,22,01,00] P33 <=> Bank2



Bank19



Bank18

GPIO - 2xQSE SamtecDP Connector


Xilinx



SCHEM, ML555

PCIE PCI PCI-X PCB,1280444



SIZE C DWG NO 0381219 REV 02

SCALE SHEET 14 of 37 2-27-2008_14:10






200.0000MHz Epson EG2121CA-200.0000M-PHPAB





Bank3 Global Clock

200MHz Osc Y3 LVPECL


Bank3 Clocks








For DQS, ODT active on the memory module





For DQS, FPGA will implement DIFF_SSTL18_II


DDR-2 SODIMM Terminations












Unused MGTs

Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280444			
SIZE	DWG NO	0381219	
C			02
SCALE	SHEET	27 of 37	2-27-2008_14:22




```
PCie 12.0V @ 5.5A (75W slot)
PCie  3.3V @ 3.0A (75W slot)
```


```
VR1 PTH12000 12Vin-to-5Vout
VR2 PTH05000 5Vin-to-1.8Vout
VR3 PTH05050 1.8V/2 in-to-0.90V out
```

182ohm 1% calc. $V_{out}=5.196V$
slightly high for drop across R257
(typ. $V_{CC5} = 5.08V$)


The schematic diagram illustrates a voltage divider circuit for a 6V battery. The circuit includes a 6V battery (D), two 1.0K resistors (R228, R237), a 6A current source (VR3), a 0.9V voltage source (VR3_VREF), a 6V Kemet T520V337M006ATE025 capacitor (C22), a 2.5V Kemet T520V337M2R5ATE025 capacitor (C21), and a 76.8K resistor (R460). The output voltage is 0.9V (DDR2_VREF).

SCALE	SHEET 29 of 37	2-27-2008_11:24
-------	----------------	-----------------


2.5089V @5A
U12 2.5V Vccaux




3.0214V @5A
U14 3.0V PCI_VCC




2.5089V @5A
U13 2.5V Vcco



3.0V input
to FPGA Vccint
1.0V @ 6A



Current Meas. Header



10mOhm 0.1% 3W

Bus Mode	SW8 Position	VCCNIT_1V0 via VR4 from
PCIe	2	U14 PCI_VCC 3.0V Regulator
PCI/PCI-X	1	PCI Bus 3.3V

- VR4 PTH03000 3.3Vin-to-1.0Vout (Vccint)
- U12 TPS75501 5Vin-to-2.5Vout (Vccaux)
- U13 TPS75501 5Vin-to-2.5Vout (Vcco)
- U14 TPS75501 5Vin-to-3.0Vout (PCI_VCC)

1Vx4A=4W
4W/3V=1.33A

Power Regulators - Sheet 2

Xilinx

SCHEM, ML555
PCIE PCI PCI-X PCB,1280444


C

0381219

02

DAVID NAYLOR


2-27-2008_11:24




Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280444			
SIZE	DWG NO	REV	
C	0381219	02	
SCALE	SHEET	of	REV
	31	37	2-27-2008_11:24


+12V from PCIe Edge Conn P13



5V VR1 Output + PCI Edge Conn P1



PCIe/PCI Edge +3.3V



Decoupling CAPS Page 1:


Decoupling CAPS for PCI Edge Conn.:
+12V(PCIe) , +5V(PCI) , +3.3V(both)

Xilinx

SCHEM, ML555
PCIE PCI PCI-X PCB,1280444

SIZE C DWG NO 0381219 REV 02

SCALE SHEET 32 of 37 2-27-2008_11:24



2.5V Regulator Vccaux

6V Kemet T520V336M006ATE040



2.5V Regulator Vcco

6.0V Kemet T520B476M006ATE070

Reference Sheet 1, Note 4:
PCIe CEM Spec, Pg. 56 footnotes:
MGTs X0Y0,X0Y1,X0Y2,X0Y3 PCIe
8-Lane Edge Connector I/F




Decoupling CAPS Page 2:
Decoupling Caps for:
2.5V Regulator Vcco
2.5V Regulator Vccaux

Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280444			
SIZE	DWG NO	REV	
C	0381219	02	
SCALE	SHEET	of	2-27-2008_11:24
	33	37	

1.8V FPGA Vcco (Mem I/F)


1.8V PF U1 Vccint

1.8V PF U15 Vccint



+0.9V DDR2 Memory Vtt

1.8V Mem SODIMM



Decoupling CAPS Page 3:

- Decoupling Caps for:
- 1.8V Reg.Mem.SODIMM+FPGA Bank Vcco
- 1.8V Reg.PF Vccint
- 0.9VRegulator Vtt (84 PullUp R's on Sht20)

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280444			
SIZE	DWG NO	REV	
C	0381219	02	
SCALE	SHEET	of	2-27-2008_11:24
	34	37	

DRAWN BY
DAVID NAYLOR

