


Table of Contents

- 01 Info Page
- 02 PCI Connector
- 03 FPGA PCI Banks
- 04 FPGA Config
- 05 FPGA GND
- 06 FPGA Power
- 07 JTAG
- 08 FPGA Extra I/O
- 09 DDR Socket
- 10 FPGA DDR Banks 5,6
- 11 FPGA DDR Banks 3,4,7
- 12 Power Regulation

PCI FPGA Card			
Title			
Document Info			
Size	Document Number		Rev 1.0
Date:	Friday, October 01, 2010		Sheet 1 of 1





PCI FPGA Card			
Title			
PCI Connector			
Size	Document Number		
Date:	Friday, October 01, 2010	Sheet 2 of 1	Rev 1.0




### Pullup Config




Populate either  
R13 or R14  
but not both!









### Configuration Header Options

From PROM	From JTAG
1->2 = ON	1->2 = OFF
3->4 = ON	3->4 = ON
5->6 = ON	5->6 = OFF










Extra\_IO\_B1\_2  
Extra\_IO\_B1\_3  
Extra\_IO\_B1\_4  
Extra\_IO\_B1\_5  
Extra\_IO\_B1\_6  
Extra\_IO\_B1\_7  
Extra\_IO\_B1\_8  
Extra\_IO\_B1\_9  
Extra\_IO\_B1\_10  
Extra\_IO\_B1\_11  
Extra\_IO\_B1\_12  
Extra\_IO\_B1\_13  
Extra\_IO\_B1\_14  
Extra\_IO\_B1\_15  
Extra\_IO\_B1\_16  
Extra\_IO\_B1\_17  
Extra\_IO\_B1\_18  
Extra\_IO\_B1\_19

Extra\_IO\_B1\_20  
Extra\_IO\_B1\_21  
Extra\_IO\_B1\_22

Extra\_IO\_B2\_2  
Extra\_IO\_B2\_3  
Extra\_IO\_B2\_4  
Extra\_IO\_B2\_5  
Extra\_IO\_B2\_6  
Extra\_IO\_B2\_7  
Extra\_IO\_B2\_8  
Extra\_IO\_B2\_9  
Extra\_IO\_B2\_10  
Extra\_IO\_B2\_11  
Extra\_IO\_B2\_12  
Extra\_IO\_B2\_13  
Extra\_IO\_B2\_14  
Extra\_IO\_B2\_15


PCI FPGA Card			
Title			
JTAG			
Size	Document Number		Rev
			1.0
Date:	Friday, October 01, 2010	Sheet	8 of 1





DDR\_A[0:15]

DDR\_CB[0:7]





J4A



Mini DIMM Socket 87782-2001





DDR\_DM[0:8]






DDR\_DQS[0:8]

DDR\_DQS#[0:8]









PCI FPGA Card			
Title			
Power Regulation			
Size	Document Number		Rev
			1.0
Date:	Friday, October 01, 2010		Sheet 12 of 1