Notes: 1) Active Low Signals Names end in B or _B 2) PCI Edge Connector P1 is keyed as 3.3V ONLY 3) +IOV for PCI edge connector is wired to 3.3V 4) Ref. Sheet 6: PCIe CEM Spec, Pg. 56 footnotes: - By default the PETpx and PETnx pins shall be connected to the PCI Express transmitter differential pair on the system board, and the PCI Express receiver pair on the add-in card - By default the PERpx and PERnx pins shall be connected to the PCI Express receiver differential pair on the system board, and the PCI Express transmitter pair on the add-in card 5) Schematics updated to Rev 02 on 2-27-08 6) Rev 02 change (sheet 8): -R394, R402 changed from 4.7K 0402 to 1.0K 0402 (stiffer pulldown) ML555 PCB: Latest Schematics Revision: -Rev 02 on 2-27-08 Xilinx SCHEM, ML555 PCIE PCI PCI-X PCB, 1280444 Xilinx PCB Schematic Number: 0381219 0381219 02 DAVID NAYLOR 2-27-2008_10:46







































































