


| Page | Description |
|------|---------------------------------|
| 1 | TITLE PAGE |
| 2 | NOTES |
| 3 | Penryn (1 of 2) |
| 4 | Penryn (2 of 2) |
| 5 | CPU Thermal Sensor |
| 6 | CANTIGA (1 of 6) |
| 7 | CANTIGA (2 of 6) |
| 8 | CANTIGA (3 of 6) |
| 9 | CANTIGA (4 of 6) |
| 10 | CANTIGA (5 of 6) |
| 11 | CANTIGA (6 of 6) |
| 12 | CANTIGA STRAP & CAMARILLO |
| 13 | DDR2 SODIMM 0 |
| 14 | DDR2 SODIMM 1 |
| 15 | DDR2 TERMINATION |
| 16 | CRT |
| 17 | LVDS |
| 18 | TVO |
| 19 | PCI-E GRAPHICS |
| 20 | XDP |
| 21 | ICH9M (1 of 4) |
| 22 | ICH9M (2 of 4) |
| 23 | ICH9M (3 of 4) |
| 24 | ICH9M (4 of 4) |
| 25 | PCI-E Slots (1 & 2) |
| 26 | PCI-E Slots (3,4 & 5) |
| 27 | High Definition Audio |
| 28 | HDA Power Supply |
| 29 | USB 1.1/2.0 |
| 30 | SATA (1 of 3) |
| 31 | SATA (2 and 3 of 3) |
| 32 | PCI Edge Connector(Gold finger) |
| 33 | LAN Boaz |
| 34 | LAN Docking and SPI |
| 35 | CK505 |
| 36 | DB800 & Buffers |
| 37 | FWH and I/O Port Expander |
| 38 | SIO |
| 39 | Legacy Support |
| 40 | H8 2116 KBC(1 of 2) |
| 41 | H8 2116 KBC(2 of 2) |
| 42 | PS2 |
| 43 | LPC Slot, TPM Header, |
| 44 | DOCKING |
| 45 | TPS51120 SYSTEM POWER VR |
| 46 | DDR2 VR |
| 47 | CANTIGA VR |
| 48 | DDR VREF |
| 49 | GRAPHICS CORE VR |
| 50 | SYSTEM CHARGER VR |
| 51 | SYSTEM CHARGER BATTERY |
| 52 | IMVP-6 CONTROLLER |
| 53 | IMVP-6 DRIVERS&FETS |
| 54 | CPU Decoupling |
| 55 | DISCHARGE CIRCUITS |
| 56 | Start Up Sequence |
| 57 | Sleep control |
| 58 | POWER SEQUENCING |



| Pillar Rock | | Intel Confidential | |
|-------------|--------------------------|--------------------|---------|
| Title | | TITLE PAGE | |
| Size | Document Number | Rev | |
| A | 355659 | 1.0 | |
| Date: | Tuesday, August 28, 2007 | Sheet | 1 of 58 |

MONTEVINA CUSTOMER REFERENCE PLATFORM

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

| POWER PLANE | VOLTAGE | ACTIVE IN | DESCRIPTION |
|--------------|------------|--|-----------------------------------|
| +VBATA | 6V-14.1V | S0/M0, (S3-S5)/M1, (S3-S5)/M-off | Battery Rail in Mobile Power Mode |
| +VBAT | 6V-14.1V | S0/M0, (S3-S5)/M1, (S3-S5)/M-off | Battery Rail in Mobile Power Mode |
| +VBATS | 6V-14.1V | S0/M0 | Battery Rail in Mobile Power Mode |
| +V12S | 12V | S0/M0 | Only on in DT Power Mode |
| +V12A | -12V | S0/M0, (S3-S5)/M1, (S3-S5)/M-off | Only on in DT Power Mode |
| +V12S | -12V | S0/M0 | Only on in DT Power Mode |
| +V5A | 5V | S0/M0, (S3-S5)/M1, (S3-S5)/M-off | |
| +V5 | 5V | S0/M0, S3/M1, S3/M-off | |
| +V5S | 5V | S0/M0 | |
| +V3.3A | 3.3V | S0/M0, (S3-S5)/M1, (S3-S5)/M-off | |
| +V3.3M | 3.3V | S0/M0, (S3-S5)/M1, S3/(M-off w/WOL_EN) | LAN |
| +V3.3M_CK505 | 3.3V | S0/M0, (S3-S5)/M1 | Clock, MCH |
| +V3.3 | 3.3V | S0/M0, S3/M1, S3/M-off | |
| +V3.3S | 3.3V | S0/M0 | |
| +V1.8 | 1.8V | S0/M0, (S3-S5)/M1, S3/M-off | DDR core |
| +V1.5S | 1.5V | S0/M0 | |
| +V1.05M | 1.05V | S0/M0, (S3-S5)/M1 | |
| +V1.05S | 1.05V | S0/M0 | GMCH, ICH core, and FSB rail |
| +V0.9 | 0.9V | S0/M0, (S3-S5)/M1, S3/M-off | DDR command & control pull up. |
| +VCC_CORE | 0.35V-1.5V | S0/M0 | CPU core rail |
| +VCC GFXCORE | 0.7V-1.25V | S0/M0 | GMCH Graphics core rail |

I²C / SMB Addresses

| Device | Address | Hex | Bus |
|-------------------------|-----------|-----|------------|
| Clock Generator | 1101 001x | D2 | SMB_ICH_M3 |
| DBR00 Clock Buffer | 1101 110x | DC | SMB_ICH_M3 |
| SO-DIMM0 | 1010 000x | A0 | SMB_ICH_M2 |
| SO-DIMM1 | 1010 010x | A4 | SMB_ICH_M2 |
| SO-DIMM0 Thermal Sensor | 0011 000x | 30 | SMB_ICH_M2 |
| SO-DIMM1 Thermal Sensor | 0011 010x | 34 | SMB_ICH_M2 |
| DDR Thermal Sensor | 0100 110x | 4C | SMB_ICH_M2 |
| I2C Bus Expander | 0011 xxxx | 3x | SMB_ICH |
| Ambient Light Sensor | 0111 001x | 72 | ALS |
| EMA Display | 0011 110x | 3C | EMA |
| CPU Thermal Sensor | 1001 100x | 98 | SMB_THRM |
| IMVPS Amb. Temp. Sensor | 1001 101x | 9A | SMB_THRM |
| Battery A | 0001 110x | 1C | SMB_BS |
| Battery B | 0001 111x | 1E | SMB_BS |
| Board ID Port Expander | 0011 000x | 30 | SMB_BS |
| Docking Port Expander | 1001 001x | 32 | SMB_BS |
| Skin Temperature Sensor | 1001 100x | 98 | SMB_BS |
| H8 | TBD | TBD | SMB_ME |
| PCI-Slot3 | TBD | TBD | SMB_ICH_A1 |
| PCI-Gold Finger | TBD | TBD | SMB_ICH_A1 |
| PCI-Express Slot1-5 | TBD | TBD | SMB_ICH_A1 |
| Docking | TBD | TBD | SMB_ICH_A1 |
| Pcie x16 Slot (PEG) | TBD | TBD | SMB_ICH_S4 |
| TPM Header | TBD | TBD | SMB_ICH_S4 |
| ITP-XDP | TBD | TBD | SMB_ICH_S4 |

Buses labeled SMB_Ich_xx come out of ICH, via an I2C expander.
The rest come out of EC.

Jumper / Switch Settings

| Jumper | Default | Description | Page |
|--------|----------|---|------|
| J1G1 | 1-2 | BSEL2 | 35 |
| J1G3 | 1-2 | BSEL1 | 35 |
| J1G5 | 1-2 | BSEL0 | 35 |
| J2B2 | All OPEN | CPU CORE VID | 52 |
| J2G1 | 1-X | Force Shutdown | 56 |
| J2H2 | All OPEN | GFX CORE VID | 49 |
| J3C1 | 1-2, 3-4 | CPU thermal sensor | 5 |
| J3J2 | 1-X | Power ON latch | 36 |
| J4H1 | 1-X | No ME G3 to M1 support | 3 |
| J4J2 | 1-2 | SATA Power Enable | 31 |
| J5G1 | 1-X | SRTC RST | 23 |
| J5H2 | 1-X | CMOS Clear | 39 |
| J7A1 | 1-2 | In-circuit SMC Programming | 39 |
| J7E1 | 1-2 | SIO Reset | 38 |
| J7H1 | 1-2 | SATA interlock switch for port1 | 30 |
| J7H2 | 1-X | TPM PHYSICAL PRESENCE | 40 |
| J8B1 | 1-2 | PM Lan enable | 39 |
| J8B2 | 1-2 | In-circuit SMC Programming | 39 |
| J8C1 | 1-X | SELECTING SPI0 or SPI1 TO be PROGRAMMED | 34 |
| J8F2 | 1-X | BIOS recovery | 23 |
| J8G1 | 1-X | SV Setup | 63 |
| J8G3 | 1-X | SMC MD2 | 40 |
| J8G4 | 1-X | CRB/SV Select | 64 |
| J8G5 | 1-2 | SMC MD1 | 40 |
| J8G6 | 1-X | SMC Disable | 40 |
| J8H1 | 1-2 | SMC MD3 Strap | 31 |
| J9C1 | 1-X | PROGRAMMING SPI1 | 34 |
| J9D1 | 1-X | PROGRAMMING SPI0 | 34 |
| J9F1 | 1-2 | SMC Enable | 40 |
| J9G2 | 1-X | SMC Block Programming | 42 |
| J9H1 | 1-X | NMI | 42 |
| J9H2 | 1-2 | SATA interlock switch for port1 | 31 |
| J9H3 | 1-X | LID Position | 41 |
| J9H4 | 1-X | Virtual Battery | 41 |

Changes for Pillar Rock with PM GMCH SKU

| SL No | STUFF | STUFF |
|-------|---|---|
| 1 | 0625, 0626, 06E4 | |
| 2 | L5F1 | |
| 3 | R5E5, R5F9, R5T16, R503, R5U11, R5U14, R5U21, R6V1 | R5E4, R5T5, R5T8, R5T9, R5T10, R5T12, R5T17 |
| 4 | C5E8, C5E9, C5E11, C5E12, C5E13, C5E14, C5E15, C5T12, C5T13, C5U1, C5U2, C5U3 | C5E8, C5E9, C5T13, C5U3 with 0 Ohm 0402 size res IPN A93549-001 |
| 5 | FB5F1, FB5F2, FB5T1 | |
| 6 | J2G1 (3 4), J2G1 (5 6), J2G1 (7 8) | J2G1 (1 2), J2G1 (13 14) |

PCI Devices

| Device | IDSEL # | REQ/GNT # | Interrupts |
|--------|-----------------|-----------|------------|
| Slot 3 | AD18 | 2 2 | D, C, A, B |
| LAN | (AD24 internal) | | |

Net Naming Conventions

| | |
|--|--|
| Suffix | |
| # = Active Low Signal | |
| Prefix | |
| H = Host | |
| M = DDR Memory | |
| TP = Test Point (does not connect anywhere else) | |

Power States

| | SLP S3# S4 STATE# | SLP S4# | SLP S5# | SLP M# | +V*A | +V3.3M WOL | +V1.05M | +V3.3M | +V1.8/+V1.5 | +V5/+V3.3 | +V*S | Clocks |
|-----------------------------------|-------------------|---------|---------|--------|------|------------|---------|--------|-------------|-----------|------|---------------|
| S0 (Full on)/M0 | HIGH | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON | ON | ON | ON |
| S3 (Suspend to RAM)/M1 | LOW | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON | OFF | OFF | only MCH BCLK |
| S3 (Suspend to RAM)/Moff | LOW | HIGH | HIGH | HIGH | LOW | ON | OFF | OFF | OFF | ON | OFF | OFF |
| S3 (Suspend to RAM)/Moff w/WOL_EN | LOW | HIGH | HIGH | HIGH | LOW | ON | ON | OFF | OFF | ON | OFF | OFF |
| S4 (Suspend to Disk)/M1 | LOW | LOW | HIGH | HIGH | HIGH | ON | ON | ON | ON | OFF | OFF | only MCH BCLK |
| S5 (Soft Off)/M1 | LOW | LOW | HIGH | LOW | HIGH | ON | ON | ON | ON | OFF | OFF | only MCH BCLK |
| S4 (Suspend to Disk)/Moff | LOW | LOW | LOW | HIGH | LOW | ON | OFF | OFF | OFF | OFF | OFF | OFF |
| S5 (Soft Off)/Moff | LOW | LOW | LOW | LOW | LOW | ON | OFF | OFF | OFF | OFF | OFF | OFF |

Wake Events


| Wake Events | State Supported |
|--|-----------------|
| R# from serial port | S3, S4, S5 / M1 |
| PMR# from PCI, mini PCI slot/device, LPC slot/device | S3, S4, S5 / M1 |
| PCI Express, mini PCI Express, Express-card wake event | S3/M1 |
| Wake on LAN | S3 |
| LID switch attached to SMC | S3 |
| USB | S3 |
| HDA wake on ring | S3 |
| Smlink for AGL11 | S3 |
| Hot Key from Scan matrix keyboard | S3 |
| PS/2 Keyboard/mouse | S3 |
| PWRBTN# | S3 |
| Netdetect | S3, S4, S5 / M1 |

LEDs and Switches

| LED | Page | Reference |
|-------------------|------|-----------|
| xTA Activity | 21 | CR10 |
| VID0 | 39 | CR1B1 |
| VID1 | 39 | CR1B2 |
| VID2 | 39 | CR1B3 |
| VID3 | 39 | CR1B4 |
| VID4 | 39 | CR1B5 |
| VID5 | 39 | CR1B6 |
| VID6 | 39 | CR1B7 |
| Num Lock | 40 | CR9G1 |
| Scroll Lock | 40 | CR9G3 |
| Caps Lock | 40 | CR9G2 |
| S3 | 57 | CR5H6 |
| M0/M1 | 57 | CR5H3 |
| S4 | 57 | CR5H7 |
| S5 | 57 | CR5H5 |
| S0 | 57 | CR5H4 |
| System Power Good | 57 | CR7H3 |
| LT Status | 64 | CR8G1 |

| Switch | Default | Description | Page |
|--------|---------|-------------------|------|
| SW9H1 | 1 - 2 | Virtual Docking | 41 |
| SW9H3 | 1 - 2 | Virtual Battery | 41 |
| SW9H2 | 1 - 2 | LID Switch | 41 |
| SW7J1 | 1 - 2 | Hybrid GFX switch | 41 |
| SW1C1 | | Power Button | 56 |
| SW1C2 | | Reset Button | 56 |
| SW8E1 | | Net Detect | 56 |

PCB Footprints






Pillar Rock


Intel Confidential


NOTES


| Size | Document Number | Rev |
|-------|--------------------------|---------------|
| A | 355659 | 1.0 |
| Date: | Tuesday, August 28, 2007 | Sheet 2 of 58 |














Layout Note:
Location of all MCH_CFG strap resistors
needs to be close to trace to minimize stub

| DMI X2 Select | |
|---------------|---------------------------------------|
| MCH_CFG_5 | Low = DMIx2 High = DMIx4 (default) |

| FSB Dynamic ODT | |
|-----------------|--|
| MCH_CFG_16 | Low = Dynamic ODT Disabled High = Dynamic ODT Enabled (default) |

| PCI Express Graphics Lane | |
|---------------------------|---|
| MCH_CFG_9 | Low = Reverse Lane (default) High = Normal operation |

| DMI Lane Reversal | |
|-------------------|---|
| MCH_CFG_19 | Low = Normal (default) High = Lanes Reversed |

MCH_CFG 7 ME TLS Confidentiality (Isolation Bypass Enable)
Low = AMT Firmware will use TLS cipher suite with no confidentiality (Isolators are bypassed)
High = AMT Firmware will use TLS cipher suite with confidentiality (Isolators are active (default))

| Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe | |
|---|---|
| MCH_CFG_20 | Low = Only Digital Display Port (SDVO/DP/IHDMI) or PCIe or is operational (Default) High = Digital Display Port (SDVO/DP/IHDMI) and PCIe are operating simultaneously via PEG port |

GMCH Fan Power Control

IMVP6 & Amb Thermal sensors

| XOR / ALL / Clock Un-gating | | |
|-----------------------------|------------|----------------------------|
| MCH_CFG 13 | MCH_CFG 12 | Configuration |
| 0 | 0 | Reserved |
| 1 | 0 | XOR Mode Enabled |
| 0 | 1 | All-2 Mode Enabled |
| 1 | 1 | Normal Operation (Default) |

| MCH_CFG 10 (PCIe Loopback enable) | |
|-----------------------------------|--|
| Low = Enabled | |
| High = Disabled (Default) | |

Pillar Rock

Intel Confidential


Title
CANTIGA STRAPPING

Size
A Document Number
355659


Rev
1.0

Date: Tuesday, August 28, 2007

Sheet 12 of 58



| | | | | | | | | |
|---------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title | | | | | | | | |
| DDR2 SODIMM 0 | | | | | | | | |
| Size A | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 13 | of | 58 |




| | | | | | | | |
|---------------|-----------------|--------------------------|--|--------------------|-------|----|-------|
| Pillar Rock | | | | Intel Confidential | | | |
| Title | | | | | | | |
| DDR2 SODIMM 1 | | | | | | | |
| Size | Document Number | | | | | | Rev |
| A | 355659 | | | | | | 1.0 |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 14 | of 58 |


Layout Note:
Place Q5N2
under DIMM0




Layout note: Place one cap close to every 2 pullup resistors terminated to +V0.



| | | |
|-------------|----------|----|
| MCH_RSVD_10 | JTAG_TCK | 1K |
| MCH_RSVD_11 | JTAG_TDI | 1K |
| MCH_RSVD_12 | JTAG_TDO | |
| MCH_RSVD_13 | JTAG_TMS | |



| | | | |
|-------|----|----|----|
| Sheet | 15 | of | 58 |
|-------|----|----|----|



LVDS Panel Backlight
BIOS Note: Disable both BKLTSEL lines before enabling one.

For 2.5V panel support, connect an external source to net TP_+V2.5.

| +VDD_VDL | STRAPPING |
|------------------|------------------------------------|
| +V3_3S (DEFAULT) | STUFF R6V2 NO_STUFF R6U26, R6V4 |
| +VSS | STUFF R6U26 NO_STUFF R6V2, R6V4 |
| TP_+V2.5 | STUFF R6V4 NO_STUFF R6V2, R6U26 |

Pillar Rock

Intel Confidential

Title

LVDS

Size

Document Number

Rev

A

355659

1.0

Date:


Tuesday, August 28, 2007


Sheet

17

of

58






| Port Value | IO2 | IO1 | IO0 | Format | Aspect Ratio | Line1 | Line2 | Line3 |
|------------|-----|-----|-----|--------------|---------------|-------|-------|-------|
| 0 | 0 | 0b | 0b | 525i (480) | 4:3 | 0V | 0V | 0V |
| 0 | 0 | 1b | 0b | 525i (480) | 16:9 | 0V | 0V | 5V |
| 0 | 0 | 0b | 1b | 525i (480) | 4:3 Letterbox | 0V | 0V | 2.2V |
| 0 | 1 | 0b | 0b | 525p (480) | 4:3 | 0V | 0V | 0V |
| 0 | 1 | 1b | 0b | 525p (480) | 16:9 | 0V | 0V | 5V |
| 0 | 1 | 0b | 1b | 525p (480) | 4:3 Letterbox | 0V | 0V | 2.2V |
| X | 1 | 0b | 0b | 750p (720) | 4:3 | 0V | 0V | 0V |
| X | 1 | 1b | 0b | 750p (720) | 16:9 | 0V | 0V | 5V |
| 1 | 0 | 0b | 0b | 1125i (1080) | 4:3 | 5V | 0V | 0V |
| 1 | 0 | 1b | 0b | 1125i (1080) | 16:9 | 5V | 0V | 5V |
| 1 | 1 | 0b | 0b | 1125p (1080) | 4:3 | 5V | 0V | 0V |
| 1 | 1 | 1b | 0b | 1125p (1080) | 16:9 | 5V | 0V | 5V |


Note:
Pins 12 & 14 are shorted
inside D-Connector plug.


Note:
ESD Diode Array for the TV
DAC A, DAC B, DAC C signals
located on CRT page.


| TV-OUT DAC Channel Definition | | | |
|-------------------------------|-----------------|-----------------|------------------|
| | Composite Video | S-Video | Component Video |
| Channel A (DACA) | CVBS Signal | X | Chrominance (Pb) |
| Channel B (DACB) | X | Luminance (Y) | Luminance (Y) |
| Channel C (DACC) | X | Chrominance (C) | Chrominance (Pr) |





| | | | | | |
|-------------|---------------------------|--|-------|--------------------|------------|
| Pillar Rock | | | | Intel Confidential | |
| Title | | | | | |
| XDP | | | | | |
| Size A | Document Number 355659 | | | | Rev 1.0 |
| Date: | Tuesday, August 28, 2007 | | Sheet | 20 | of 58 |













| | | | | | | |
|---------------------|---------------------------|--|--|-------|--------------------|------------|
| Pillar Rock | | | | | Intel Confidential | |
| Title | | | | | | |
| PCI-E Slots (1 & 2) | | | | | | |
| Size | Document Number 355659 | | | | | Rev 1.0 |
| Date: | Tuesday, August 28, 2007 | | | Sheet | 25 | of 58 |




| | | | | | |
|--------------------------------|---------------------------|--|-------|--------------------|------------|
| Pillar Rock | | | | Intel Confidential | |
| Title High Definition Audio | | | | | |
| Size A | Document Number 355659 | | | | Rev 1.0 |
| Date: | Tuesday, August 28, 2007 | | Sheet | 27 | of 58 |

Power Supply for High Definiton Audio




Selection of I/O Voltage for the High Definition Audio




Layout Notes: Place the Two Resistors Next to each Other

Layout Notes: Place the Two Resistors Next to each Other


| | | | | | | | | |
|---------------------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title HDA Power Supply | | | | | | | | |
| Size A | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 28 | of | 58 |



SATA Port-0,Direct Connect




SATA Port-5, eSATA



| | | | |
|-------------|--------------------------|--------------------|----------|
| Pillar Rock | | Intel Confidential | |
| Title | | SATA (1 of 3) | |
| Size | Document Number | Rev | |
| | 355659 | 1.0 | |
| Date: | Tuesday, August 28, 2007 | Sheet | 30 of 58 |

SATA Port-1 and Port-2, Cable Connect

SATA Power Connector



SATA Signal Connectors

SATA Port-1



SATA Port-4



Notes:

- Both SATA Port-1 and SATA Port-2 share the same power connector, J5J1
- Use Y-Cable available with Kit to connect the power from J5J1 to SATA device on port-1 and SATA device on port-2.
- Connect Power cable first before connecting SATA signal cable.

Pillar Rock

Intel Confidential

Title
SATA (2 and 3 of 3)


Size
Document Number
355659

Rev
1.0


Date: Tuesday, August 28, 2007 Sheet 31 of 58

Place close to PCI Edge Connector

NO STUFF




Default is to use pin A11 as a +VSS power pin (R9N2 stuffed)
Stuff R9N3 and unstuff R9N2 if using ATX power supply directly on extension board.
DO NOT STUFF BOTH R9N3 AND R9N2 AT THE SAME TIME




PCI - EDGE CONNECTOR
(GOLDFINGER)


Place close to PCI Edge Connector






Place close to PCI Edge Connector



| | | | | | | | | |
|---------------------------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title | | | | | | | | |
| PCI Edge Connector (Goldfinger) | | | | | | | | |
| Size | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 32 | of | 58 |








Layout Note:
Series termination resistors should be placed as close to the device as possible.
Place the 0.01uF decoupling capacitors closest.


| | | | | | | | | |
|-----------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title | | | | | | | | |
| DB800 & Buffers | | | | | | | | |
| Size A | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 36 | of | 58 |

BOARD REVISION


19,21,23,24,25,26,27,28,29,32,38,39,40,41,43,44,45,46,47,48,50,51,52,55,56,57



19,21,23,24,25,26,27,28,29,32,38,39,40,41,43,44,45,46,47,48,50,51,52,55,56,57



8-bit I/O Port Expander



FAB ID Strapping Table


| FAB_REV | | | | BOARD_FAB | |
|---------|---|---|---|-----------|--|
| 3 | 2 | 1 | 0 | | |
| 0 | 0 | 0 | 0 | 1 | |
| 0 | 0 | 0 | 1 | 2 | |
| 0 | 0 | 1 | 0 | 3 | |
| 0 | 0 | 1 | 1 | 4 | |
| 0 | 1 | 0 | 0 | 5 | |
| 0 | 1 | 0 | 1 | 6 | |
| 0 | 1 | 1 | 0 | 7 | |
| 0 | 1 | 1 | 1 | 8 | |
| 1 | 0 | 0 | 0 | 9 | |
| 1 | 0 | 0 | 1 | 10 | |
| 1 | 0 | 1 | 0 | 11 | |
| 1 | 0 | 1 | 1 | 12 | |
| 1 | 1 | 0 | 0 | 13 | |
| 1 | 1 | 0 | 1 | 14 | |
| 1 | 1 | 1 | 0 | 15 | |
| 1 | 1 | 1 | 1 | 16 | |


BOARD REVISION Strapping Table

| BOARD_REVISION | | | | BOARD_ID | |
|----------------|---|---|---|-------------------|--|
| 2 | 1 | 0 | | | |
| 0 | 0 | 0 | | Pillar Rock | |
| 0 | 0 | 1 | | Silver Cascade | |
| 0 | 0 | 1 | 0 | Fern Hill | |
| 0 | 1 | 1 | 1 | STHI CPV-MCH DDR2 | |
| 0 | 1 | 0 | 0 | STHI CPV-MCH DDR3 | |
| 0 | 1 | 0 | 1 | STHI CPV-ICH DDR2 | |
| 0 | 1 | 1 | 0 | STHI PPV-PGA DDR2 | |
| 0 | 1 | 1 | 1 | Sundial | |
| 1 | 0 | 0 | 0 | TBD | |
| 1 | 0 | 0 | 1 | TBD | |
| 1 | 0 | 1 | 0 | TBD | |
| 1 | 0 | 1 | 1 | TBD | |
| 1 | 1 | 0 | 0 | TBD | |
| 1 | 1 | 0 | 1 | TBD | |
| 1 | 1 | 1 | 0 | TBD | |
| 1 | 1 | 1 | 1 | TBD | |


FAB REVISION

19,21,23,24,25,26,27,28,29,32,38,39,40,41,43,44,45,46,47,48,50,51,52,55,56,57






RS-232 TRANSCEIVER






| In Ckt H8 Programming | J7A1 and J8B2 |
|-----------------------|--------------------------|
| Disable | 1-2 (Default) |
| Enable | 2-3 (In Ckt Programming) |


SERIAL PORT CONNECTOR




SIO VID VOLTAGE TRANSLATION



| | | | |
|-------------|--------------------------|--------------------|----------|
| Pillar Rock | | Intel Confidential | |
| Title | | Legacy Support | |
| Size | Document Number | Rev | |
| A | 355659 | 1.0 | |
| Date: | Tuesday, August 28, 2007 | Sheet | 39 of 58 |





Pillar Rock

Intel Confidential

Title
Embedded Controller 2 of 2

Size
A

Document Number
355659

Rev
1.0

Date: Tuesday, August 28, 2007

Sheet 41 of 58


Circuitry provides an interrupt to the SMC every 1s while in suspend (this allows the SMC to complete housekeeping functions while suspended)

| 1Hz Clock | | J9H1 |
|-----------|--------------------|------|
| Disable | Shunt | |
| Enable | No Shunt (Default) | |


NOTE: Shunt J9H1 for SMC Programming

| Boot Block Programming | |
|------------------------|-----------------|
| Normal | Shunt (Default) |
| Program | No Shunt |

Scan Matrix Key Board



CBTD has integrated diode for 5V to 3.3V voltage translation



Pillar Rock

Intel Confidential

Title

PS2


Size
A


Document Number
355659

Rev
1.0

Date: Tuesday, August 28, 2007

Sheet 42 of 58






Note: C487 adjusts the soft-start time for the VTT output. The charge rate at the SS pin is 4uA and the threshold voltage is 1.6V. A 4700pF capacitor gives a 1.8ms soft-start. This roughly matches the 1.7ms digital soft-start built in to the switching output.


| TON (Switching Frequency Select) | |
|----------------------------------|------------|
| Resistor used: | Frequency: |
| R4N6 | 600KHz |
| R4B4 | 450KHz |
| None (Default) | 300KHz |
| R4B3 | 200KHz |






| OVP/UVP (Protection/Discharge Enable) | |
|---------------------------------------|----------|
| Resistor used: | UVP |
| R4N12 (Default) | Enabled |
| None (open) | Disabled |
| R4N9 | Enabled |
| R4B5 | Disabled |

| SKIP# (Pulse Skipping Enable) | |
|-------------------------------|------------|
| Resistor used: | Skip mode: |
| R4B2 (Default) | Enabled |
| R4N1 | Disabled |

Note: U4A3, R4M8, C4M4 to be stuffed only for Ddr3 board








| | | | | | | | | |
|-------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title | | | | | | | | |
| DDR2 VREF | | | | | | | | |
| Size A | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 48 | of | 58 |

| Battery Wakeup Threshold | |
|--------------------------|-------------------|
| WK_TH | Threshold Voltage |
| 0 V | 2.9 V/Cell |
| 3 V | 3.2 V/Cell |

| Number of Cells | |
|-----------------|-----------------|
| AMPS_CELLS | Number of Cells |
| AMPS_REF | 4 Cells |
| LOW | 3 Cells |
| Hi Z | 2 Cells |




AMPS_VPROG : To set maximum charging voltage for each cell
 $V_{cell} = V_{vprog}/10 + 4.1$
 $V_{vprog} = 1\text{ V}$ for 4.2V per cell

AMPS_IPROG : To set maximum charging current
Set to 1.25V for a Charging current of 2A

| | | |
|-----------------------------------|---------------------------|--------------------|
| Pillar Rock | | Intel Confidential |
| Title System Charger AMPS | | |
| Size A | Document Number 355659 | Rev 1.0 |
| Date: Tuesday, August 28, 2007 | Sheet 50 | of 58 |

CPU VCC_Core VR and MUX Buffer



Pillar Rock

| | |
|-------|-------------------|
| Title | IMVP-6 Controller |
|-------|-------------------|

Size


Document Number
355659

Date: Tuesday, August 28, 2007


| | | | |
|-------|----|----|----|
| Sheet | 52 | of | 58 |
|-------|----|----|----|

| |
|-----|
| Rev |
| 1.0 |


Vccp Core Decoupling




Vcc Core Decoupling




| | | | | | | | | |
|----------------|--|---------------------------|--|--------------------|-------|----|------------|----|
| Pillar Rock | | | | Intel Confidential | | | | |
| Title | | | | | | | | |
| CPU Decoupling | | | | | | | | |
| Size A | | Document Number 355659 | | | | | Rev 1.0 | |
| Date: | | Tuesday, August 28, 2007 | | | Sheet | 54 | of | 58 |





| | | | | | | |
|-------------------|---------------------------|--|--|--------------------|----------|------------|
| Pillar Rock | | | | Intel Confidential | | A |
| Title | | | | | | |
| Start Up Sequence | | | | | | |
| Size A | Document Number 355659 | | | | | Rev 1.0 |
| Date: | Tuesday, August 28, 2007 | | | Sheet | 56 of 58 | |



System Power Good

| ICH GPIO12 | SLP MF | LAN WOL EN | 3.3M WOL | 3.3M | SYSTEM STATE |
|------------|--------|------------|----------|------|-------------------|
| 1 | 0 | 1 | 0V | 0V | MoFF / No WOL |
| 1 | 0 | 1 | 3.3V | 0V | Legacy WOL / MoFF |
| 1 | 1 | 0 | 3.3V | 3.3V | M1 |
| 1 | 1 | 1 | 3.3V | 3.3V | M1 |
| 0 | 0 | 1 | 0V | 0V | MoFF / No WOL |

Pillar Rock

Intel Confidential

Title
Sleep control

Size
A Document Number
355659

Rev
1.0

Date: Tuesday, August 28, 2007

Sheet 57 of 58

