## Lab 4

## **Control Unit**

```
`timescale 1ns / 1ps
// fpga4student.com
// FPGA projects, VHDL projects, Verilog projects
// Verilog code for RISC Processor
// Verilog code for Control Unit
module Control Unit(
      input[3:0] opcode,
      output reg[1:0] alu op,
      output
reg jump, beq, bne, mem read, mem write, alu src,
reg dst, mem to reg, reg write
    );
always @(*)
begin
 case (opcode)
 4'b0000: // LW
   begin
    reg dst = 1'b0;
    alu src = 1'b1;
    mem to reg = 1'b1;
    reg write = 1'b1;
    mem read = 1'b1;
    mem write = 1'b0;
    beq = 1'b0;
    bne = 1'b0;
    alu op = 2'b10;
    jump = 1'b0;
   end
 4'b0001: // SW
   begin
    req dst = 1'b0;
    alu src = 1'b1;
    mem to reg = 1'b0;
```

```
reg write = 1'b0;
   mem read = 1'b0;
  mem write = 1'b1;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b10;
   jump = 1'b0;
  end
4'b0010: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b1;
  mem read = 1'b0;
   mem write = 1'b0;
  beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b0011: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
  mem to reg = 1'b0;
   reg write = 1'b1;
  mem read = 1'b0;
   mem write = 1'b0;
  beq = 1'b0;
  bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b0100: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
  mem to reg = 1'b0;
   reg write = 1'b1;
```

```
mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b0101: // data processing
 begin
   req dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b1;
   mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
  bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b0110: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to req = 1'b0;
   reg write = 1'b1;
   mem read = 1'b0;
   mem_write = 1'b0;
  beq = 1'b0;
  bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b0111: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b1;
  mem read = 1'b0;
```

```
mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b1000: // data_processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b1;
   mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b1001: // data processing
 begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   req write = 1'b1;
  mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b0;
  end
4'b1011: // BEQ
 begin
   reg dst = 1'b0;
   alu src = 1'b0;
  mem to req = 1'b0;
   reg write = 1'b0;
  mem read = 1'b0;
  mem write = 1'b0;
```

```
beq = 1'b1;
   bne = 1'b0;
   alu op = 2'b01;
   jump = 1'b0;
  end
4'b1100: // BNE
 begin
   reg dst = 1'b0;
   alu src = 1'b0;
   mem to req = 1'b0;
   reg write = 1'b0;
   mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b1;
   alu op = 2'b01;
   jump = 1'b0;
  end
4'b1101: // J
 begin
   reg dst = 1'b0;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b0;
   mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
   alu op = 2'b00;
   jump = 1'b1;
  end
default: begin
   reg dst = 1'b1;
   alu src = 1'b0;
   mem to reg = 1'b0;
   reg write = 1'b1;
   mem read = 1'b0;
   mem write = 1'b0;
   beq = 1'b0;
   bne = 1'b0;
```

```
alu_op = 2'b00;
jump = 1'b0;
end
endcase
end
```

## Register

```
`timescale 1ns / 1ps
// fpga4student.com
// FPGA projects, VHDL projects, Verilog projects
// Verilog code for RISC Processor
// Verilog code for register file
module GPRs (
 input clk,
 // write port
 input reg write en,
 input [2:0] reg write dest,
 input [15:0] reg write data,
 //read port 1
 input [2:0] reg read addr 1,
 output [15:0] reg read data 1,
 //read port 2
 input [2:0] reg read addr 2,
 output [15:0] reg read data 2
);
 reg [15:0] reg array [7:0];
 integer i;
 // write port
 //reg [2:0] i;
 initial begin
  for (i=0; i<8; i=i+1)
   reg array[i] <= 16'd0;</pre>
 end
```

```
always @ (posedge clk ) begin
  if(reg_write_en) begin
   reg_array[reg_write_dest] <= reg_write_data;
  end
end

assign reg_read_data_1 = reg_array[reg_read_addr_1];
assign reg_read_data_2 = reg_array[reg_read_addr_2];</pre>
```

endmodule

## **ALU Control**

```
`timescale 1ns / 1ps
//fpga4student.com: FPGA projects, Verilog projects,
VHDL projects
// Verilog code for 16-bit RISC processor
// ALU Control Verilog code
module alu control ( ALU Cnt, ALUOp, Opcode);
 output reg[2:0] ALU Cnt;
 input [1:0] ALUOp;
 input [3:0] Opcode;
 wire [5:0] ALUControlIn;
 assign ALUControlIn = {ALUOp,Opcode};
 always @(ALUControlIn)
 casex (ALUControlIn)
   6'b10xxxx: ALU Cnt=3'b000;
   6'b01xxxx: ALU Cnt=3'b001;
   6'b000010: ALU Cnt=3'b000;
   6'b000011: ALU Cnt=3'b001;
   6'b000100: ALU Cnt=3'b010;
   6'b000101: ALU Cnt=3'b011;
   6'b000110: ALU Cnt=3'b100;
   6'b000111: ALU Cnt=3'b101;
   6'b001000: ALU Cnt=3'b110;
   6'b001001: ALU Cnt=3'b111;
  default: ALU Cnt=3'b000;
  endcase
endmodule
```