```
module ALU(A,B,ALU SEL,OUT,imm,alu immed,alu op);
                                     // main register
input [31:0] A;
input [31:0] B;
                                     // second register
input [31:0] imm;
                                     // immediate value;
input alu immed, alu op;
                                    // control signals
input [2:0] ALU SEL;
                                    // alu selector
output [31:0] OUT;
                                     // ALU output
wire [31:0] ALU reg;
reg [31:0] ALU output;
assign ALU reg = alu immed ? imm : B; // select between 2nd register or imm
value
assign OUT = alu op ? ALU output : 32'hZZZZ; // tri-state alu output
always @(*)
begin
case (ALU SEL)
3'b000: ALU output = A + ALU reg;
3'b001: ALU output = A - ALU reg;
3'b010: ALU output = A >> ALU reg;
3'b011: ALU output = !(A & ALU reg); /// need to be changed
3'b100: ALU output = A ^ ALU reg;
3'b101: ALU output = A << ALU reg;
3'b110: ALU output = (A | ALU reg);
3'b111: ALU output = (A & ALU reg);
default: ALU output = 32'h0000;
endcase
end
endmodule
```

`timescale 1ns / 1ps