```
module registerfile(read data1,read data2,write data,
                    read rs1, read rs2, w reg, readsig1, readsig2, read rd, clock, reset);
/////// Register I/o
input [4:0] read rs1;
input [4:0] read rs2;
input [4:0] read rd;
output reg [31:0] read data1;
output reg [31:0] read data2;
input [31:0] write data;
input w reg, readsig1, readsig2;
input clock, reset;
integer i;
reg [31:0] registerbank [0:31];
///////////////////// Register Read datal operation
always @ (posedge clock or negedge reset)
begin
if(reset == 1'b0)
read data1 <= 32'h0000;
else if(readsig1 == 1)
read data1 <= registerbank[read rs1];</pre>
end
////////////////////// Register Read data2 operation
always @ (posedge clock or negedge reset)
begin
if(reset == 1'b0)
read data2 <= 32'h0000;
else if(readsig2 == 1)
read data2 <= registerbank[read rs2];</pre>
end
////////////////////////// Register Read write operation
always @(posedge clock)
begin
if(w reg == 1)
registerbank[read rd] <= write data;
end
initial begin
 for (i=0; i<32; i=i+1)
 registerbank[i] = 32'h0001;
 end
endmodule
```

`timescale 1ns / 1ps