```
`timescale 1ns / 1ps
module
controlunit
(ALU OP,
read reg1,
read reg2,
write reg,
branch,
jump,
ALU IMM,
sel imm,
write_data,
read data,
opcode);
output reg ALU OP, read reg1, read reg2, write reg, branch, jump,
write data, read data, ALU IMM;
output reg [1:0] sel imm;
input [6:0] opcode;
always@(opcode)
begin
case (opcode)
7'b0110011:
                // R -Type
begin
ALU OP = 1'b1;
read reg1 = 1'b1;
read reg2 = 1'b1;
write reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b0;
write data = 1'b0;
read_data = 1'b0;
sel imm = 2'b00;
end
7'b0010011: // I type
begin
ALU OP = 1'b1;
read reg1 = 1'b1;
read reg2 = 1'b0;
write reg = 1'b1;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b1;
```

```
write data = 1'b0;
read_data = 1'b1;
sel imm = 2'b01;
end
7'b1100011: // B type
begin
ALU OP = 1'b0;
read reg1 = 1'b0;
read reg2 = 1'b0;
write reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b0;
write data = 1'b0;
read data = 1'b0;
sel imm = 2'b10;
end
7'b0100011: // S-TYPE
begin
ALU OP = 1'b1;
read reg1 = 1'b1;
read reg2 = 1'b0;
write_reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b1;
write data = 1'b1;
read data = 1'b0;
sel imm = 2'b11;
end
            // lui
7'b0110111:
begin
ALU OP = 1'b0;
read reg1 = 1'b0;
read_reg2 = 1'b0;
write reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b0;
write data = 1'b0;
read data = 1'b0;
sel imm = 2'b00;
end
7'b0010111: // auipc
begin
ALU OP = 1'b0;
```

```
read reg1 = 1'b0;
read_reg2 = 1'b0;
write reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b0;
write data = 1'b0;
read_data = 1'b0;
sel imm = 2'b00;
end
default:
begin
ALU_OP = 1'b0;
read reg1 = 1'b0;
read reg2 = 1'b0;
write reg = 1'b0;
jump = 1'b0;
branch = 1'b0;
ALU IMM = 1'b0;
write_data = 1'b0;
read_data = 1'b0;
sel_imm = 2'b00;
end
endcase
end
```

endmodule