```
`timescale 1ns / 1ps
module data path(clock,pc,reset,IR,op code,Data1,Data2);
input clock, reset;
output [31:0] pc, IR, Data1, Data2;
output [6:0] op code;
wire [31:0] pc current;
reg [31:0] pc next;
reg flag;
wire [2:0] alu branch;
/////////////Register wires/////////////
wire [31:0] readata1,readata2,memtoreg;
/////// immediate values /////////
wire [31:0] ImmI, ImmB, ImmS;
wire [31:0] instr reg;
wire [19:0] sign extend;
reg [31:0] imm value;
wire [4:0] ramaddress, rom address;
wire wr rd,r rs1,r rs2,alu cont,branchop,jumpop,mem read,mem write,alu im,aluop;
wire [1:0] imm sel;
wire [31:0] Alu out;
ALU Alu dut
(.A(readata1),
.B(readata2),
.ALU SEL(instr reg[14:12]),
.OUT (Alu out),
.imm(imm value),
.alu immed(alu im),
.alu op(aluop));
ram dut ram(.address(ramaddress),
.clk(clock),
.write (mem write),
.data in(readata2),
.data out (memtoreg),
.read(mem read));
rom rom dut(.romaddress(rom address),.instr reg(instr reg));
///////////////////////////////// Sign extend////////////////
assign ImmB = {sign extend, instr reg[31:25], instr reg[11:7]};
assign ImmI = {sign extend,instr reg[31:20]};
assign ImmS = {sign extend, instr reg[31:25], instr reg[11:7]};
assign sign extend = 20'd0;
```

```
redaddress dut1(.alu address(Alu out),.ram address(ramaddress));
redaddress dut2(.alu address(pc current),.ram address(rom address));
////////////////////Register Files Mapping //////////
registerfile
regfile dut(.clock(clock),
.reset (reset),
.read rs1(instr reg[19:15]),
.read rs2(instr reg[24:20]),
.read rd(instr reg[11:7]),
.write data(memtoreg),
.w reg(wr rd),
.readsig1(r rs1),
.readsig2(r rs2),
.read data1(readata1),
.read data2(readata2));
controlunit dut(.ALU_OP(aluop),
.read reg1(r rs1),
.read reg2(r rs2),
.write reg(wr rd),
.branch (branchop),
.jump(jumpop),
.ALU IMM(alu im),
.sel imm(imm sel),
.write data(mem write),
.read data (mem read),
.opcode(instr reg[6:0]));
always@(*)
begin
case(imm sel)
2'b00: imm value = 32'h0000;
2'b01: imm value = ImmI;
2'b10: imm value = ImmB;
2'b11: imm value = ImmS;
default: imm value = 32'hZZZZ;
endcase
always@ (posedge clock or negedge reset)
begin
if(reset == 0)
pc next <= 32'h0000;
else if( flag == 1)
pc next <= pc current + ImmB;</pre>
else if (pc current == 32)
```

```
pc_next <= 32'h0000;</pre>
else
pc next <= pc current + 32'h0004;</pre>
end
assign pc current = pc next;
assign alu branch = branchop? instr reg[14:12] : 3'bZZZ;
always@(*)
begin
if( alu branch == 000 & ((readata1 == readata2)))
flag = 1'b1;
else if (alu branch == 001 & ((readata1 > readata2)))
flag = 1'b1;
else if (alu branch == 010 & ((readata1 < readata2)))</pre>
flag = 1'b1;
else if (alu branch == 011 & ((readata1 != readata2)))
flag = 1'b1;
else
flag = 1'b0;
end
assign pc = pc current;
assign op code = instr reg[6:0];
assign IR = instr reg;
assign Data1 = readata1;
assign Data2 = readata2;
endmodule
```