```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use ieee.NUMERIC STD.all;
----- Declaring the entity of ALU Circuit
______
entity ALu is
port(alu_op : in std_logic;
                                                   -- ALU operation control signal
reset, clk : in std logic;
                                                   -- clock and reset input
b reg : in std logic vector(7 downto 0);
                                                   -- B register(8bit) input
                                                   -- A register(8bit) input
a reg
          : in std logic vector(7 downto 0);
           : out std logic vector(7 downto 0);
                                                   -- accumulator register(8bit)
acc
output
alu control : in std logic vector(2 downto 0);
                                                   -- ALU input selector
       : out std logic);
                                                   -- output flag status of ALU
end ALu;
architecture Behavioral of ALu is
signal zero,overflow,carry : std logic;
                                                  -- declaraing status flags signa
signal next acc: std logic vector(8 downto 0); -- declaraing ALU result signal
begin
-- Data transfer circuit that control signal from ALU to the Accumlator output with
-- Data transfer circuit is D flip flop with enable signal
process(clk, reset)
begin
if (reset = '1') then
                                                  -- when reset is high
acc <= x"00";
                                                  -- the accumlator will be
assigned as zero value
elsif(rising edge(clk)) then
                                                  -- detect rising edge
if(alu op='1') then
                                                  -- when control signal is
high, the accumlator will be assign as next calculated value from ALU
acc <= next_acc(7 downto 0);</pre>
end if;
end if;
end process;
-- ALU circuits with Case Statement
process(alu control,b reg,a reg,reset,alu op)
begin
if(reset = '1') then
                                                 -- if reset logic is high
next acc <= x"00" & '0';
                                                 -- evaluate ALU result signal as
Zero
elsif(alu op = '1') then
                                                 -- if the control signal is high
case alu control is
                                                 -- select the alu operation based
```

```
on alu control selector
when "000" => next acc <= '0'
&(std logic vector(to unsigned((to integer(unsigned(a reg)) /
to integer(unsigned(b reg))),8))); -- A/B
when "001" => next acc <= std logic vector(('0' & unsigned(a reg)) + (('0' &
unsigned(b reg)))); -- A + B
when "010" => next acc <= std logic vector(('0' & unsigned(a reg)) - (('0' &
unsigned(b reg)))); -- A - B
when "011" => next_acc <= '0' & a_reg(6 downto 0) & '0'; -- A*2
when "100" \Rightarrow next acc \Leftarrow '0' & (a reg nand b reg); \rightarrow A NAND B
when "101" => next_acc <= "00" & a reg(7 downto 1); -- A/2
when "110" => next acc <= '0' & (a reg xor b reg); -- A XOR B
when "111" => next acc <= '0' &
(std logic vector(to unsigned((to integer(unsigned(a reg)) *
to integer(unsigned(b reg))),8))); -- A * B
when others => next acc <= (OTHERS => 'Z');
end case;
else
next acc <= (OTHERS => 'Z');
end if;
end process;
______
zero <= '1' when next acc = x"00" & '0' else '0';
                                                                        -- set
zero flag when result ALU signal is zero
carry \leq '1' when next acc(8) = '1' else '0';
                                                                        -- set
carry flag when carry is set
overflow <= '1' when a reg = b reg else '0';
                                                                        -- set
overflow flag when inputs are equal
flag <= '1' when overflow = '1' or carry = '1' or zero = '1' else '0'; -- set alu
flag when zero flag or carry flag or overflow flag is set
end Behavioral;
```