```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std logic signed.all;
----- Declaring the entity microprocessor
entity mips is
port ( clk,reset: in std logic;
                                                 -- clock and reset inputs
alu load : out std logic;
                                                 -- ALU operation control output
signal
flag status : out std logic;
                                                 -- output flag status of ALU
alu operation : out std logic vector(2 downto 0); -- output ALU selector
external data : in std logic vector(7 downto 0); -- 8 bit input data from input
port
output port : out std logic vector(7 downto 0); -- 8 bit output data to output
port
a register
             : out std logic vector(7 downto 0); -- A register(8bit)
             : out std logic vector(7 downto 0); -- B register(8bit)
b register
             : out std logic vector(2 downto 0); -- opcode output
op code
             : out std logic vector(4 downto 0); -- program counter output
pc out
              : out std logic vector(7 downto 0); -- instruction register output
IR
alu result : out std logic vector(7 downto 0)); -- accumlator output
end mips;
architecture Behavioral of mips is
-----Signal Declaration for the components of
Microprocess-----
signal pc cur: std logic vector(4 downto 0);
                                                -- 4 bit Program counter Signal
signal jump address: std logic vector(4 downto 0); -- 4 bit jump Address Signal
                                                  -- jump operation Signal
signal pcjump: std logic;
signal instr: std logic vector(7 downto 0);
                                                  -- 8 bit instruction register
Signal
signal opcode: std logic vector(7 downto 5);
                                                 -- opcode signal
----- Control Block Signal Declarations-----
signal mem read1, mem write, mem read2, inc address2: std logic;
signal alu_op,acc_bus,pc_inc,lda_IR,lda_address,beq,ex_data,jal,lda_output: std_logi
----- Control Block Signal Declarations-----
signal data b: std logic vector(7 downto 0);
                                                    -- Data Register b signal
signal result: std logic vector(7 downto 0);
                                                   -- Accumlator signal
signal data a: std logic vector(7 downto 0);
                                                    -- Data Register b signal
signal flag: std logic;
                                                    -- flag signal of ALU
-----Sequential Circuit for Program
Counter------
begin
process(clk, reset)
begin
if(reset='1') then
                                 -- check if active reset is set
```

library IEEE;

```
pc cur <= "00000";
                                 -- if active reset is set, reset the program
counter to zero
                                -- when rising edge of clock is detected
elsif(rising edge(clk)) then
                                 -- check if pc inc is set
 if (pc inc='1') then
                                 -- if pc inc is set, the program counter is
 pc cur <= pc cur + 1;
incremented by 1
 elsif(pc cur = "11111") then
                                -- check if the program counter is equal 1111
 pc cur <= "00000";
                                 -- if the program counter is equal 1111, then it
will be reset
 elsif(pcjump = '1') then
                                -- check if pcjump is set
 pc cur <=jump address;</pre>
                                -- if pcjump is set, the program counter will be
changed to jump address value
 end if;
end if;
end process;
----- Branch and jump operation
_____
process(flag,beq,jal)
begin
if(flag = '1' and beq = '1') then -- check if flag and branch operation is set
pcjump <='1';
                                 -- if the previous coniditon was true, then
pcjump will be set
elsif(flag = '1' and jal = '1')then -- check if flag and jump operation is set
pcjump <='1';
                                 -- if the previous coniditon was true, then
pcjump will be set
else
pcjump <= '0';
                                  -- if all the conition was false in this
process, then pcjump will be reset to zerO
end if;
end process;
-----
                                    output operation
process(clk,reset)
begin
if(reset= '1') then
output port <= x"00";
elsif(rising edge(clk)) then
if (lda \ output = '1') \ then
output port <=result;
end if;
end if;
end process;
----- Mapping of Program Memory Design
_____
Instruction Memory: entity work.program memory
 port map
```

```
(clk => clk,
   reset => reset,
   load IR => lda IR,
   address load => lda address,
   pc => pc cur,
   instruction => instr);
----- Mapping of Control Block Design
_____
control: entity work.control block
  port map
  (reset => reset,
   clk => clk,
   inc address=> inc address2,
   opcode => instr(7 downto 5),
   ex data => ex data,
   Load address => lda address,
   load output=>lda output,
   branch eq => beq,
   load IR =>lda IR,
   alu op=> alu op,
   acc bus=> acc bus,
   pc inc=> pc inc,
   jal=> jal,
   mem read1 => mem read1,
   mem read2 => mem read2,
   mem write => mem write);
----- Mapping of Data Memory Design
_____
Data memory: entity work.Data Memory
   port map
   (clk => clk,
    reset => reset,
    inc address => inc address2,
    mem address Areg => instr(1 downto 0),
    mem_address_Breg => instr(4 downto 2),
    input data => external data,
    acc bus=> acc bus,
    load ext=> ex data,
    data in => result,
    mem write en => mem write,
    mem read1 => mem read1,
    mem read2 => mem read2,
    data out1 => data a,
    data_out2 => data_b);
----- Mapping of ALU Design
_____
```

```
alu1: entity work.ALU
    port map
    (alu op => alu op,
    acc =>result,
    clk => clk,
    reset => reset,
    a reg => data a,
    b_reg => data_b,
    alu control => instr(4 downto 2),
    flag => flag);
----- Evalating the outputs of MIPS to observe them in testbench
simulation -----
  alu load <= alu op;
  a_register <= data a;</pre>
  b register <= data b;</pre>
  alu result <= result;</pre>
  pc_out <= pc_cur;</pre>
  op_code <=instr(7 downto 5);</pre>
  ΙR
               <=instr;
  flag_status <=flag;</pre>
  alu_operation<=instr(4 downto 2);</pre>
  jump_address <=instr(4 downto 0);</pre>
```

end Behavioral;