```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.numeric std.all;
----- Declaring the entity of RAM Circuit
entity data memory is
port (
           : in std_logic;
clk,reset
                                                     -- clock and reset inputs
              : in std_logic_Vector(7 downto 0);
data in
                                                     -- external 8 bit input da
input data : in std logic Vector(7 downto 0);
                                                     -- accumulator data input
mem write en : in std logic;
                                                     -- control signal input to
write(store) the accumulator data into RAM
inc address : in std_logic;
                                                     -- control signal input to
increment the address of external data input
                                                     -- control signal input to
mem read1
          : in std logic;
load data from RAM to A Register
mem read2
          : in std logic;
                                                     -- control signal input to
load data from RAM to B Register
acc bus
          : in std logic;
                                                     -- control signal input to
load data from accumulator to A Register
load ext
          : in std logic;
                                                     -- control signal input to
write external input data from input port to RAM
mem_address_Breg: in std_logic_vector(2 downto 0);
                                                     -- address input register
for to read a data at particular location on RAM for A register
mem address Areg: in std logic vector(1 downto 0);
                                                     -- address input register
for to read a data at particular location on RAM for B register
data out1 : out std logic Vector(7 downto 0); -- 8-bit output for A
register
register
end data memory;
----- the Architecure of RAM Circuit
______
architecture Behavioral of data memory is
constant rfill: std logic := '0';
                                                           -- declaring
constant to fill the missing bit of mem address Areg
signal counter: unsigned(2 downto 0);
signal address input: unsigned(2 downto 0);
type data mem is array (0 to 7) of std logic vector(7 downto 0); -- defining the
data memory array
signal RAM: data mem :=(
                                                           -- building the RAM
data storage
"00000111", -- x
"00000101", -- y
"00000000", -- w
```

```
"00001010", -- z
"00010100", -- v
"00010101", -- f1
"00010111", -- temp
"00000000"); -- f2
begin
RAM -----
process(clk)
begin
if(rising edge(clk)) then
                                                      -- when rising edge of
clock is detected
if (mem write en='1') then
                                                      -- check if write signal is
set
ram(to integer(unsigned(mem address Breg))) <= data in; -- if mem write en is set,
then Accumlator will be written into RAM based on the given operand address
elsif(load ext = '1') then
                                                      -- check if load ext is set
ram(to integer(unsigned(address input))) <=input data; -- if load ext is set, then
Accumlator will be written into RAM based on the given operand address
end if;
end if;
end process;
------ Sequential cicuit to Load register A from data memory
_____
process(clk, reset)
begin
if(reset = '1') then
                                                             -- check if active
reset is set
data out1 <= x"00";
                                                             -- if active reset
is set, then Register A will be Zero
elsif(rising edge(clk)) then
                                                             -- when rising edge
of clock is detected
if(mem read1 ='1') then
                                                             -- check if
mem read1 is set
data out1 <= ram(to integer(unsigned(mem address Areg & rfill))); -- if mem read1 is
set, load data from program memory toward A register
elsif(acc bus = '1') then
data out1 <=data in;
end if;
end if;
end process;
------ Sequential cicuit to Load register B from data memory
process(clk,reset)
begin
```

```
if(reset='1') then
                                                                     -- check if active
reset is set
data out2 \leq x"00";
                                                                     -- if active reset
is set, then Register B will be Zero
elsif(rising edge(clk)) then
                                                                     -- when rising edge
of clock is detected
if (mem read2 ='1') then
                                                                     -- check if
mem read2 is set
data out2 <= ram(to integer(unsigned(mem address Breg)));</pre>
                                                                    -- if mem read2 is
set, load data from program memory toward B register
end if;
end if;
end process;
process(clk,reset,counter)
begin
if(reset='1' or counter = "100") then
counter <= "000";
address input<= "000";
elsif(rising edge(clk)) then
if(inc address ='1') then
```

counter <= counter + 1;</pre>

end if;
end if;

end process; end Behavioral;

address input <= unsigned(mem address Breg) + counter;