```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
----- Declaring the entity of CONTROL BLOCK
_____
entity control block is
port (
opcode : in std logic vector(2 downto 0);
                                              -- 3-bit input port for opcode to
use it for decoding the instruction register
reset, clk: in std logic;
                                               -- clock and reset
 alu op: out std logic;
                                               -- output logic control signal for
ALU operation
 mem read1: out std logic;
                                               -- output logic control signal to
read first data from data memory
                                               -- output logic control signal to
mem read2 : out std logic;
read second data from data memory
                                               -- output logic control signal to
mem write : out std logic;
write data from accumalator to data memory
 Pc inc : out std logic;
                                               -- output logic control signal to
increment program counter
 Load address:out std logic;
                                               -- output logic control signal to
load prgram memory address from program counter
branch eq : out std logic;
                                               -- output logic control signal to
activate branch operation
 Load IR : out std logic;
                                               -- output logic control signal to
load instruction register from program memory
 load_output: out std logic;
                                               -- output logic control signal to
send the the accumalator toward output port
 jal : out std logic;
                                               -- output logic control signal to
perform jump operation
 ex data: out std logic;
                                               -- output logic control signal to
write/store external input to data memory
                                               -- output logic controlsignal
 inc address: out std logic;
input to increment the address of external data input
acc bus : out std logic);
                                               -- output logic control signal to
send the accumalator data to the Register A
end control block;
architecture Behavioral of control block is
------ Declaring FSM ------
type FSM is (S0 fetch, S1 fetch, S2 decode,
load all, data, data2, output, beq, store, load ext, load, jump); ----- Declaring
the States
                                                     ----- Declaring
signal present state, next state: FSM;
Present and Next State of FSM
begin
------ Memory of State Machines -----
```

```
process(clk, reset)
begin
if(reset = '1') then
  present state <= S0 fetch;</pre>
                                                          ---- when active
reset is high, the present state will be assigned as SO fetch
  elsif(rising edge(clk)) then
  present state <= next state;</pre>
                                                          ---- when rising
edge of clock is detected, the present state will be assigned as mext state
  end if;
 end process;
------ Next State Logic ------
process(opcode,present state)
begin
case present state is
 when S0 fetch => next state <=S1 fetch;
 when S1 fetch => next state <=S2 decode;
 when S2 decode =>
 if(opcode = "000") then
 next state<= load all;</pre>
 elsif(opcode = "001")then
 next state<= load ext;</pre>
 elsif(opcode = "010")then
 next state<= load;</pre>
 elsif(opcode = "011") then
 next state<= store;</pre>
 elsif(opcode = "100") then
  next state<= beq;</pre>
 elsif(opcode = "101")then
  next state<= data;</pre>
 elsif(opcode = "110")then
  next state<= jump;</pre>
 elsif(opcode = "111")then
  next state<= output;</pre>
  else
  next state<=S1 fetch;</pre>
  end if;
when output
              => next state <=S0 fetch;
              => next state <=S0 fetch;
when beq
when data
              => next state <=data2;
when data2
              => next state <=S0 fetch;
when store => next state <= S0 fetch;
when load
              => next state <=S0 fetch;
when load all => next state <=S0 fetch;
when load ext => next state <=S0 fetch;
```

```
when jump
               => next state <=S0 fetch;
when others => next state <=S0 fetch;
end case;
end process;
----- Output Logic Circuit ------
process (present_state)
 begin
case present state is
  when S0 fetch => -- load prgoramm memory address from program counter and
increment the program counter
    Pc inc <= '1';
    alu op <= '0';
    mem read1 <= '0';
    mem read2 <= '0';
    mem write <= '0';</pre>
    acc bus<= '0';
    branch eq <='0';</pre>
     load output <='0';</pre>
    ex data <= '0';
    Load address <= '1';</pre>
     Load IR <= '0';
     jal<= '0';
     inc address<= '0';</pre>
  when S1_fetch => -- load instruction register from instruction memory after
loading programm address
     Pc inc <= '0';
     alu op <= '0';
    mem read1 <= '0';
    mem read2 <= '0';
    mem write <= '0';</pre>
     acc bus<= '0';
    branch eq <='0';</pre>
     load_output <='0';</pre>
     ex data <= '0';
    Load address <= '0';</pre>
     Load IR <= '1';
     jal<= '0';
     inc address<= '0';</pre>
    when S2 decode => -- decode the instruction register
     Pc inc <= '0';
     alu op <= '0';
    mem read1 <= '0';
    mem read2 <= '0';
    mem write <= '0';</pre>
```

```
acc bus<= '0';
     branch eq <='0';</pre>
     load output <='0';</pre>
     ex data <= '0';
     Load address <= '0';
     Load IR <= '0';
     jal<= '0';
     inc address<= '0';</pre>
    when load all => -- load two data from data memory toward the two registers A
and B
     Pc inc <= '0';
     alu op <= '0';
     mem read1 <= '1';
     mem read2 <= '1';
     mem_write <= '0';</pre>
     acc bus<= '0';
     branch eq <='0';</pre>
     load output <='0';</pre>
     ex_data <= '0';
     Load address <= '0';
     Load IR <= '0';
     jal<= '0';
     inc address<= '0';</pre>
    when load ext => -- store the external input in the data memory
     Pc inc <= '0';
     alu op <= '0';
     mem read1 <= '0';
     mem read2 <= '0';
     mem_write <= '0';</pre>
     acc bus <= '0';
     branch eq <='0';</pre>
     load_output <='0';</pre>
     ex data <= '1';
     Load address <= '0';</pre>
     Load IR <= '0';
     jal<= '0';
     inc address<= '0';</pre>
   when load => -- load data from data memory to the register B
     Pc inc <= '0';
     alu op <= '0';
     mem read1 <= '0';
     mem read2 <= '1';
     mem write <= '0';</pre>
     acc bus<= '0';
     branch eq <='0';</pre>
     load output <='0';</pre>
```

```
ex data <= '0';
  Load address <= '0';</pre>
  Load IR <= '0';
  jal<= '0';
  inc address<= '0';</pre>
when store => -- store the accumlator data in the data memory
  Pc inc <= '0';
  alu_op <= '0';
  mem read1 <= '0';
  mem read2 <= '0';
  mem write <= '1';</pre>
  acc bus <= '0';
  branch_eq <='0';</pre>
  load output <='0';</pre>
  ex data <= '0';
  Load address <= '0';</pre>
  Load IR <= '0';
  jal<= '0';
  inc address<= '1';</pre>
when beq => -- activate branch operations
  Pc inc <= '0';
  alu op <= '0';
  mem read1 <= '0';
  mem read2 <= '0';
  mem write <= '0';</pre>
  acc bus<= '0';
  branch eq <='1';</pre>
  load output <='0';</pre>
  ex data <= '0';
  Load address <= '0';</pre>
  Load IR <= '0';
  jal<= '0';
  inc address<= '0';
when output =>-- send the accumalator data to the output port
  Pc inc <= '0';
  alu op <= '0';
  mem read1 <= '0';
  mem read2 <= '0';
  mem write <= '0';</pre>
  acc bus<= '0';
  branch eq <='0';</pre>
  load output <='1';</pre>
  ex data <= '0';
  Load address <= '0';</pre>
  Load IR <= '0';
  jal<= '0';
```

```
inc address<= '0';</pre>
when data2 => -- load the data from accumalator to the A register
   Pc inc <= '0';
   alu op <= '0';
   mem read1 <= '0';
   mem read2 <= '0';
   mem write <= '0';</pre>
   acc bus <='1';
   branch eq <='0';</pre>
   load output <='0';</pre>
   ex data <= '0';
   Load address <= '0';</pre>
   Load IR <= '0';
   jal<= '0';
   inc address<= '0';</pre>
 when data => -- allow the ALU circuit to peform logical or arithmetic operation
   Pc inc <= '0';
   alu op <= '1';
   mem read1 <= '0';
   mem read2 <= '0';
   mem write <= '0';</pre>
   acc bus <='0';
   branch eq <='0';
   load output <='0';</pre>
   ex data <= '0';
   Load address <= '0';</pre>
   Load IR <= '0';
   jal<= '0';
   inc address<= '0';</pre>
 when jump => -- execute the jump instruction
   Pc inc <= '0';
   alu op <= '0';
   mem read1 <= '0';
   mem read2 <= '0';
   mem write <= '0';</pre>
   acc bus <= '1';
   branch eq <='0';</pre>
   load output <='0';</pre>
   ex data <= '0';
   Load address <= '0';
   Load IR <= '0';
   jal<= '1';
   inc address<= '0';</pre>
when others => -- set all the output logic to zero when the opcode input is unknown
   Pc inc <= '0';
   alu op <= '0';
```

```
mem_read1 <= '0';
mem_read2 <= '0';
mem_write <= '0';
acc_bus<= '0';
branch_eq <='0';
load_output <='0';
ex_data <= '0';
Load_address <= '0';
Load_IR <= '0';
jal<= '0';
inc_address<= '0';
end case;
end process;
end Behavioral;</pre>
```