

University of Central Florida

Department of Computer Science

COP 3402: Systems Software

Homework #1 (P-Machine)

WARNING FOR TEAMS:

- Do not submit all code under one GitHub ID (this is a violation of Academic Integrity)
- Each student should “git commit” their own contributions the project

WARNING FOR ALL:

- Commit your code early and often
- Committing a completed assignment in one or a few giant commits is a red flag for cheating
- Think of “git commit” as “save” and “git push” as “backup” or “publish”

Setting up your repo(sitory)

git clone ...

git add ... for new files

git commit ...

git push --set-upstream origin master

Keeping your repo up-to-date

git commit ...

git pull (for those working on teams)

git push

The P-machine:

In this assignment, you will implement a virtual machine (VM) known as the P-machine (PM/0). The P-machine is a stack machine with two memory stores: the “stack,” which is organized as a stack and contains the data to be used by the PM/0 CPU, and the “code,” which is organized as a list and contains the instructions for the VM. The PM/0 CPU has four registers to handle the stack and code segments: The registers are named base pointer (BP), stack pointer (SP), program counter (PC) and instruction register (IR). They will be explained in detail later on in this document. The machine also has a register file (RF) with sixteen (16) registers (0-15).

The Instruction Set Architecture (ISA) of the PM/0 has 24 instructions and the instruction format is as follows: “OP R L M”

Each instruction contains four components (OP R L M) that are separated by one space.

OP is the operation code.

R refers to a register

L/R indicates the lexicographical level or a register in arithmetic and logic instructions.

M depending of the operators it indicates:

- A number (instructions: LIT, INC).
- A program address (instructions: JMP, JPC, CAL).
- A data address (instructions: LOD, STO)
- A register in arithmetic and logic instructions.
(e.g. ADD R[1], R[2], R[3])

The list of instructions for the ISA can be found in Appendix A and B.

P-Machine Cycles

The PM/0 instruction cycle is carried out in two steps. This means that it executes two steps for each instruction. The first step is the Fetch Cycle, where the actual instruction is fetched from the “code” memory store. The second step is the Execute Cycle, where the instruction that was fetched is executed using the “stack” memory store and the register file (RF). This does not mean the instruction is stored in the “stack.”

Fetch Cycle:

In the Fetch Cycle, an instruction is fetched from the “code” store and placed in the IR register ($IR \leftarrow \text{code}[PC]$). Afterwards, the program counter is incremented by 1 to point to the next instruction to be executed ($PC \leftarrow PC + 1$).

Execute Cycle:

In the Execute Cycle, the instruction that was fetched is executed by the VM. The OP component that is stored in the IR register (IR.OP) indicates the operation to be executed. For example, if IR.OP is the ISA instruction ADD (IR.OP = 12), then the R, L, M component of the instruction in the IR register (IR.R, IR.L, IR.M) are used as a register and execute the appropriate arithmetic or logical instruction.

PM/0 Initial/Default Values:

Initial values for PM/0 CPU registers:

SP = 0; BP = 1; PC = 0; IR = 0;

Initial “stack” store values are all zero: We just show the first three stack locations:

stack[1] = 0, stack[2] = 0, stack[3] = 0.....stack[1999] = 0.

All registers in the register file have initial value zero (R0 = 0, R1 = 0, R3 = 0...R15 = 0.

Constant Values:

MAX_STACK_HEIGHT is 2000

MAX_CODE_LENGTH is 500

MAX_LEXI_LEVELS is 3

Assignment Instructions and Guidelines:

1. The VM must be written in C and **must run on Eustis**.

Appendix A

Instruction Set Architecture (ISA)

There are 13 arithmetic/logical operations that manipulate the data within the register file. These operations will be explain after the 11 basic instructions of PM/0.

ISA:

01	–	LIT R, 0, M	Loads a constant value (literal) M into Register R
02	–	RTN 0, 0, 0	Returns from a subroutine and restore the caller environment
03	–	LOD R, L, M	Load value into a selected register from the stack location at offset M from L lexicographical levels down
04	–	STO R, L, M	Store value from a selected register in the stack location at offset M from L lexicographical levels down
05	–	CAL 0, L, M	Call procedure at code index M (generates new Activation Record and $pc \leftarrow M$)
06	–	INC 0, 0, M	Allocate M locals (increment sp by M). First four are Functional Value , Static Link (SL) , Dynamic Link (DL) , and Return Address (RA)
07	–	JMP 0, 0, M	Jump to instruction M
08	–	JPC R, 0, M	Jump to instruction M if R = 0
09	–	SIO R, 0, 1	Write a register to the screen
10	–	SIO R, 0, 2	Read in input from the user and store it in a register
11	–	SIO 0, 0, 3	End of program (program stops running)

Appendix B

ISA Pseudo Code

01 – **LIT** **R, 0, M** $R[i] \leftarrow M;$

02 – **RTN** **0, 0, 0** $sp \leftarrow bp - 1;$
 $bp \leftarrow stack[sp + 3];$
 $pc \leftarrow stack[sp + 4];$

03 – **LOD** **R, L, M** $R[i] \leftarrow stack[base(L, bp) + M];$

04 – **STO** **R, L, M** $stack[base(L, bp) + M] \leftarrow R[i];$

05 - **CAL** **0, L, M** $stack[sp + 1] \leftarrow 0;$ /* space to return value
 $stack[sp + 2] \leftarrow base(L, bp);$ /* static link (SL)
 $stack[sp + 3] \leftarrow bp;$ /* dynamic link (DL)
 $stack[sp + 4] \leftarrow pc;$ /* return address (RA)
 $bp \leftarrow sp + 1;$
 $pc \leftarrow M;$

06 – **INC** **0, 0, M** $sp \leftarrow sp + M;$

07 – **JMP** **0, 0, M** $pc \leftarrow M;$

08 – **JPC** **R, 0, M** **if** $R[i] == 0$ **then** {
 $pc \leftarrow M;$
 }

09 – **SIO** **R, 0, 1** $print(R[i]);$

c10 - **SIO** **R, 0, 2** $read(R[i]);$

11 – **SIO** **R, 0, 3** **Set Halt flag to one;**

12 - **NEG** $(R[i] \leftarrow -R[j])$
13 - **ADD** $(R[i] \leftarrow R[j] + R[k])$
14 - **SUB** $(R[i] \leftarrow R[j] - R[k])$
15 - **MUL** $(R[i] \leftarrow R[j] * R[k])$
16 - **DIV** $(R[i] \leftarrow R[j] / R[k])$
17 - **ODD** $(R[i] \leftarrow R[i] \bmod 2)$ or $ord(odd(R[i]))$
18 - **MOD** $(R[i] \leftarrow R[j] \bmod R[k])$

- 19 - **EQL** ($R[i] \leftarrow R[j] == R[k]$)
- 20 - **NEQ** ($R[i] \leftarrow R[j] != R[k]$)
- 21 - **LSS** ($R[i] \leftarrow R[j] < R[k]$)
- 22 - **LEQ** ($R[i] \leftarrow R[j] <= R[k]$)
- 23 - **GTR** ($R[i] \leftarrow R[j] > R[k]$)
- 24 - **GEQ** ($R[i] \leftarrow R[j] >= R[k]$)

NOTE: The result of a logical operation such as $(A > B)$ is defined as 1 if the condition was met and 0 otherwise.

NOTE: in all instructions, “i” refers to operand R, “j” refers to operand L, and “k” refers to operand M. For example, if we have the instruction **ADD 7 8 9** (12 7 8 9), we have to interpret this as:

$$R[7] \leftarrow R[8] + R[9]$$

Another example: if we have instruction **LIT 5 0 9** (1 5 0 9), we have to interpret this as:

$$R[5] \leftarrow 9$$

Appendix C

Example of Execution

This example shows how to print the stack after the execution of each instruction. The following PL/0 program, once compiled, will be translated into a sequence code for the virtual machine PM/0 as shown below in the INPUT FILE.

INPUT FILE

For every line, there must be 4 integers representing **OP**, **R**, **L** and **M**.

```
6 0 0 6
1 0 0 6
4 0 0 4
3 0 0 4
1 1 0 0
23 0 0 1
8 0 0 17
3 0 0 4
15 0 0 0
4 0 0 5
3 0 0 4
1 1 0 1
14 0 0 1
4 0 0 4
3 0 0 5
9 0 0 1
7 0 0 3
3 0 0 4
9 0 0 1
3 0 0 5
9 0 0 1
2 0 0 0
```

we recommend using the following structure for your instructions:

```
struct {
    int op;    /* opcode
    int r;     /* reg
    int l;     /* L
    int m;     /* M
}instruction;
```

OUTPUT FILE

1) Print out the program in interpreted assembly language with line numbers:

Line	OP	R	L	M
0	inc	0	0	6
1	lit	0	0	6
2	sto	0	0	4
3	lod	0	0	4
4	lit	1	0	0
5	gtr	0	0	1
6	jpc	0	0	17
7	lod	0	0	4
8	mul	0	0	0
9	sto	0	0	5
10	lod	0	0	4
11	lit	1	0	1
12	sub	0	0	1
13	sto	0	0	4
14	lod	0	0	5
15	sio	0	0	1
16	jmp	0	0	3
17	lod	0	0	4
18	sio	0	0	1
19	lod	0	0	5
20	sio	0	0	1
21	rtn	0	0	0

2) Print out the execution of the program in the virtual machine, showing the stack and registers pc, bp, and sp:

Initial Values					pc	bp	sp						
0	inc	0	0	6	1	1	6	0	0	0	0	0	0
1	lit	0	0	6	2	1	6	0	0	0	0	0	0
2	sto	0	0	4	3	1	6	0	0	0	0	6	0
3	lod	0	0	4	4	1	6	0	0	0	0	6	0
4	lit	1	0	0	5	1	6	0	0	0	0	6	0
5	gtr	0	0	1	6	1	6	0	0	0	0	6	0
6	jpc	0	0	17	7	1	6	0	0	0	0	6	0
7	lod	0	0	4	8	1	6	0	0	0	0	6	0
8	mul	0	0	0	9	1	6	0	0	0	0	6	0
9	sto	0	0	5	10	1	6	0	0	0	0	6	36
10	lod	0	0	4	11	1	6	0	0	0	0	6	36
11	lit	1	0	1	12	1	6	0	0	0	0	6	36
12	sub	0	0	1	13	1	6	0	0	0	0	6	36

					pc	bp	sp						
13	sto	0	0	4	14	1	6	0	0	0	0	5	36
14	lod	0	0	5	15	1	6	0	0	0	0	5	36
15	sio	0	0	1	16	1	6	0	0	0	0	5	36
16	jmp	0	0	3	3	1	6	0	0	0	0	5	36
3	lod	0	0	4	4	1	6	0	0	0	0	5	36
4	lit	1	0	0	5	1	6	0	0	0	0	5	36
5	gtr	0	0	1	6	1	6	0	0	0	0	5	36
6	jpc	0	0	17	7	1	6	0	0	0	0	5	36
7	lod	0	0	4	8	1	6	0	0	0	0	5	36
8	mul	0	0	0	9	1	6	0	0	0	0	5	36
9	sto	0	0	5	10	1	6	0	0	0	0	5	25
10	lod	0	0	4	11	1	6	0	0	0	0	5	25
11	lit	1	0	1	12	1	6	0	0	0	0	5	25
12	sub	0	0	1	13	1	6	0	0	0	0	5	25
13	sto	0	0	4	14	1	6	0	0	0	0	4	25
14	lod	0	0	5	15	1	6	0	0	0	0	4	25
15	sio	0	0	1	16	1	6	0	0	0	0	4	25
16	jmp	0	0	3	3	1	6	0	0	0	0	4	25
3	lod	0	0	4	4	1	6	0	0	0	0	4	25
4	lit	1	0	0	5	1	6	0	0	0	0	4	25
5	gtr	0	0	1	6	1	6	0	0	0	0	4	25
6	jpc	0	0	17	7	1	6	0	0	0	0	4	25
7	lod	0	0	4	8	1	6	0	0	0	0	4	25
8	mul	0	0	0	9	1	6	0	0	0	0	4	25
9	sto	0	0	5	10	1	6	0	0	0	0	4	16
10	lod	0	0	4	11	1	6	0	0	0	0	4	16
11	lit	1	0	1	12	1	6	0	0	0	0	4	16
12	sub	0	0	1	13	1	6	0	0	0	0	4	16
13	sto	0	0	4	14	1	6	0	0	0	0	3	16
14	lod	0	0	5	15	1	6	0	0	0	0	3	16
15	sio	0	0	1	16	1	6	0	0	0	0	3	16
16	jmp	0	0	3	3	1	6	0	0	0	0	3	16
3	lod	0	0	4	4	1	6	0	0	0	0	3	16
4	lit	1	0	0	5	1	6	0	0	0	0	3	16
5	gtr	0	0	1	6	1	6	0	0	0	0	3	16
6	jpc	0	0	17	7	1	6	0	0	0	0	3	16
7	lod	0	0	4	8	1	6	0	0	0	0	3	16
8	mul	0	0	0	9	1	6	0	0	0	0	3	16
9	sto	0	0	5	10	1	6	0	0	0	0	3	9
10	lod	0	0	4	11	1	6	0	0	0	0	3	9
11	lit	1	0	1	12	1	6	0	0	0	0	3	9
12	sub	0	0	1	13	1	6	0	0	0	0	3	9
13	sto	0	0	4	14	1	6	0	0	0	0	2	9

					pc	bp	sp						
14	lod	0	0	5	15	1	6	0	0	0	0	2	9
15	sio	0	0	1	16	1	6	0	0	0	0	2	9
16	jmp	0	0	3	3	1	6	0	0	0	0	2	9
3	lod	0	0	4	4	1	6	0	0	0	0	2	9
4	lit	1	0	0	5	1	6	0	0	0	0	2	9
5	gtr	0	0	1	6	1	6	0	0	0	0	2	9
6	jpc	0	0	17	7	1	6	0	0	0	0	2	9
7	lod	0	0	4	8	1	6	0	0	0	0	2	9
8	mul	0	0	0	9	1	6	0	0	0	0	2	9
9	sto	0	0	5	10	1	6	0	0	0	0	2	4
10	lod	0	0	4	11	1	6	0	0	0	0	2	4
11	lit	1	0	1	12	1	6	0	0	0	0	2	4
12	sub	0	0	1	13	1	6	0	0	0	0	2	4
13	sto	0	0	4	14	1	6	0	0	0	0	1	4
14	lod	0	0	5	15	1	6	0	0	0	0	1	4
15	sio	0	0	1	16	1	6	0	0	0	0	1	4
16	jmp	0	0	3	3	1	6	0	0	0	0	1	4
3	lod	0	0	4	4	1	6	0	0	0	0	1	4
4	lit	1	0	0	5	1	6	0	0	0	0	1	4
5	gtr	0	0	1	6	1	6	0	0	0	0	1	4
6	jpc	0	0	17	7	1	6	0	0	0	0	1	4
7	lod	0	0	4	8	1	6	0	0	0	0	1	4
8	mul	0	0	0	9	1	6	0	0	0	0	1	4
9	sto	0	0	5	10	1	6	0	0	0	0	1	1
10	lod	0	0	4	11	1	6	0	0	0	0	1	1
11	lit	1	0	1	12	1	6	0	0	0	0	1	1
12	sub	0	0	1	13	1	6	0	0	0	0	1	1
13	sto	0	0	4	14	1	6	0	0	0	0	0	1
14	lod	0	0	5	15	1	6	0	0	0	0	0	1
15	sio	0	0	1	16	1	6	0	0	0	0	0	1
16	jmp	0	0	3	3	1	6	0	0	0	0	0	1
3	lod	0	0	4	4	1	6	0	0	0	0	0	1
4	lit	1	0	0	5	1	6	0	0	0	0	0	1
5	gtr	0	0	1	6	1	6	0	0	0	0	0	1
6	jpc	0	0	17	17	1	6	0	0	0	0	0	1
17	lod	0	0	4	18	1	6	0	0	0	0	0	1
18	sio	0	0	1	19	1	6	0	0	0	0	0	1
19	lod	0	0	5	20	1	6	0	0	0	0	0	1
20	sio	0	0	1	21	1	6	0	0	0	0	0	1
21	rtn	0	0	0	0	0	0	0					

NOTE: It is necessary to separate each Activation Record with a bracket “[”.

Appendix D

Helpful Tips

This function will be helpful to find a variable in a different Activation Record some **L** levels down:

```
/******  
/*      Find base L levels down      */  
/*                                  */  
/******
```

```
int base(l, base) // l stand for L in the instruction format  
{  
    int b1; //find base L levels down  
    b1 = base;  
    while (l > 0)  
    {  
        b1 = stack[b1 + 1];  
        l- -;  
    }  
    return b1;  
}
```

For example in the instruction:

STO R, L, M - you can do $\text{stack}[\text{base}(\text{ir}[\text{pc}].\text{L}, \text{bp}) + \text{ir}[\text{pc}].\text{M}] = \text{R}[\text{i}]$ to store the content of register into the stack **L** levels down from the current AR.