

#### BIRZEIT UNIVERSITY

# Faculty of Engineering and Technology Electrical and Computer Engineering Department ENCS3310, Advanced Digital Systems Design Project Report

**Traffic Light Controller** 

Prepared by: Zainab Jaradat

**ID Number**: 1201766

**Instructor**: Dr. Abdellatif Abu-Issa

**Section:** 3

**Date**: January 27, 2023

# Contents

Contents	2
Table of Figures	3
Brief Introduction and Background	4
Design philosophy	
Verification	8
Results	
Conclusion and Future works	11

## Table of Figures

Figure 1: My Module	5
Figure 2: Rst and Go	
Figure 3 : Go = 0	6
Figure 4 : Counter Block	6
Figure 5: Output block	7
Figure 6: TestBench	8
Figure 7: Assert	8
Figure 8: Output	9
Figure 9:Testing Errors	9
Figure 10:Test Go	10

# Brief Introduction and Background

In this project, we will design a solution to real problem which is the traffic light controller and design the highway and farm road intersection as shown in Figure 1, by using Aldec Active-HDL student Edition to write Verilog codes, simulate the system and check the output.





Figure 1: Highway and Farm Roads

From the block diagram shown below we notice that our traffic light controller has three inputs (CLK , RST , GO), and four 2-bit outputs (highway\_signal\_1, highwaysignal2, farmsignal1, and farmsignal2).



To implement this block we have to design <u>finite state machine</u> with 18 states given (S0-S17). FSM is a mathematical model of computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time. The FSM can change from one state to another in response to some inputs; the change from one state to another is called a transition.

# Design philosophy

First, I have created a module and named it "traffic\_light\_controller" as shown in Figure 1. The module has three input signals: "clk", "reset", and "go", and four 2-bit output signals: "highway\_signal\_1", "highway\_signal\_2", "farm\_signal\_1", and "farm signal 2".

Then I used an enumerated type "all\_states" to define the different states that the traffic light can be in. The current state is stored in the "state" variable and the next state is stored in "next\_state".

A counter is also used to track the time spent in each state. The reason why the counter is a 5-bit register in the code is because it needs to be able to count up to the maximum delay specified in the table, which is 30 seconds ( $2^5 = 32$ ).

```
module traffic_light_controller (
  input clk,
  input reset,
  input go,
  output reg [1:0] highway_signal_1,
  output reg [1:0] highway_signal_2,
  output reg [1:0] farm_signal_1,
  output reg [1:0] farm_signal_2
);

typedef enum { S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11,S12,S13,S14,S15,S16,S17 } all_states;

// Create a state machine that defines the transitions between these states
all_states state, next_state;

// Create a counter to track the elapsed time in each state
reg [4:0] counter;
```

Figure 1: My Module

My finite state machine implemented using an always block, which is triggered on the rising edge of the "clk" input or the falling edge of the "reset" input. Figure 2 shows that when the "reset" input is 0, the state is set to S0 and the counter is reset to zero. When the "go" input is active, the state machine transitions through different states, depending on the current state and the value of the counter.

```
always @(posedge clk or negedge reset) begin
if (~reset) begin
    state <= S0;
    counter <= 0;
end
else if (go && reset)
    begin
    // Update the state and counter based on the current state and elapsed time</pre>
```

Figure 2: Rst and Go

Figure 3 shows that If go is forced to zero the counter will stop counting.

```
belse
  begin // If go is forced to 0, freeze the state and counter

next_state = state;
  counter <= counter;</pre>
```

Figure 3: Go = 0

The always block contains a case statement, which updates the state and counter based on the current state and time, and sets the output signals based on the current state and the value of the counter. For example, when the current state is S0 and the counter value is 1, the next state will be S1 and the counter will be reset to 0. Similarly, when the current state is S1 and the counter value is 2, the next state will be S2, and so on.

In the Figure below, for each case, the if statement in the each block checks the value of the counter signal. If counter is equal to delay then update next\_state signal and the reset counter to 1. If counter is not equal to delay, the next\_state signal is set to the current stat and the counter is incremented by 1.

```
always @(posedge clk or negedge reset) begin
    state \leq 50:
    counter <= 0;
else if (go && reset)
    // Update the state and counter based on the current state and elapsed time
    case (state)
      S0: begin
        if (counter == 5'd1) begin
         next_state = S1;
          counter <= 1;
        else begin
          next_state = S0;
          counter <= counter + 1;</pre>
      S1: begin
        if (counter == 5'd2) begin
          next state = S2;
          counter <= 1;
        end
      else begin
         next_state = S1;
          counter <= counter + 1;
      end
      S2: begin
        if (counter == 5'd30) begin
          next_state = S3;
          counter <= 1;</pre>
      else begin
         next state = S2;
          counter <= counter + 1;
```

Figure 4: Counter Block

I used the "always\_comb" and "case" statements to determine the outputs based on the current state. The "always\_comb" statement ensures that the outputs are updated continuously, and the "case" statement checks the current state from S0 to S17 and sets the outputs accordingly.

The following encoding is used for both output signals:

00 : Green

01: Yellow (when changing from green)

10: Red

11 : Red-Yellow (when changing from red)

```
always_comb begin
  case (state)
S0: begin
    highway_signal_1 = 2'b10;
    highway_signal_2 = 2'b10;
    farm_signal_1 = 2'b10;
farm_signal_2 = 2'b10;
end
S1: begin
      highway_signal_1 = 2'b11;
      highway_signal_2 = 2'b11;
      farm_signal_1 = 2'b10;
      farm_signal_2 = 2'b10;
end
S2: begin
    highway_signal_1 = 2'b00;
    highway_signal_2 = 2'b00;
    farm_signal_1 = 2'b10;
    farm signal 2 = 2'b10;
end
S3: begin
      highway_signal_1 = 2'b00;
      highway_signal_2 = 2'b01;
      farm_signal_1 = 2'b10;
      farm_signal_2 = 2'b10;
end
S4: begin
    highway signal 1 = 2'b00;
    highway signal 2 = 2'b10;
    farm_signal_1 = 2'b10;
    farm signal 2 = 2'b10;
end
S5: begin
  highway signal 1 = 2'b01;
  highway signal 2 = 2'b10;
  farm_signal_1 = 2'b10;
```

Figure 5: Output block

#### **Verification**

I had implemented TestBench and named it traffic\_light\_controller\_tb , to test my traffic\_light\_controller design. It instantiates the traffic light controller module and assigns input and output signals to the corresponding ports. The Figure below shows that "reset" and "go" signals are set to 0 initially and then set to 1 after a delay of 20 time units to allow the design to reset. The "forever" loop creates a clock signal with a period of 10 time units.

```
module traffic_light_controller_tb();

reg clk;
reg reset;
reg go;

wire [1:0] highway_signal_1;
wire [1:0] highway_signal_2;
wire [1:0] farm_signal_1;
wire [1:0] farm_signal_1;
wire [1:0] farm_signal_2;

// Instantiate the design
traffic_light_controller my_controller (.clk(clk)..reset(reset),.go(go),.highway_signal_1(highway_signal_1),.highway_signal_2(highway_signal_2),
    .farm_signal_1(farm_signal_1),.farm_signal_2(farm_signal_2));
initial begin
// Initialize input signals
reset = 0;
go = 0;
clk=0;
// Wait for some time to allow the design to reset
#20;
// Start the test
reset = 1;
go = 1;
// Create a clock signal
forever begin
#5;
clk = ~clk;
end
```

Figure 6: TestBench

Then I used the **assert** statement to check if the output values are correct for <u>each</u> state. If the assertion is true, it displays the current time, output values using \$display else it will display Assertion failed: output values are incorrect for state.

```
### Assert that the output values are correct for state 50  
### Assert that the output values are correct for state 50  
### Assert that the output values are correct for state 50  
### Assert that the output values are correct for state 50  
### Assert that the output values are correct for state 50  
### Assert that the output values are incorrect for state 50  
### Assert that the output values are correct for state 51  
### Assert that the output values are correct for state 51  
### Assert that the output values are correct for state 51  
### Assert that the output values are correct for state 51  
### Assert that the output values are incorrect for state 51  
### Assert that the output values are correct for state 51  
### Assert that the output values are correct for state 51  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 52  
### Assert that the output values are correct for state 53  
### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 53  

### Assert that the output values are correct for state 54  

### Assert that the output values are correct for state 54  

### Assert that the output values are correct for state 54  

### Assert that the output values are correct for state 54  

### Assert that the
```

Figure 7: Assert

#### <u>|</u> Results

The figure below shows the 18 states <u>outputs</u> and <u>delays</u> are true, I make it works to infinity since the traffic light don't have to stop. But when you test it, I will add finish to make it easier to understand.





Figure 8: Output

Now, I tried to enter incorrect values for state zero and check if my system will know this or not.



**Figure 9:Testing Errors** 

As shown above, I changed RED to RED\_YELLOW in first case for both "highway\_signal\_1" and "highway\_signal\_2", then an message occurs to show that is not correct, and the system calls \$finish since traffic light controller have to stop.

To test if go working properly or not, I made another simple test bench and named it testing, the reason of this is to show how the state and the counter freezes when I set go to zero.




Figure 10:Test Go

#### Simulation Waveform for the traffic light controller



### Conclusion and Future works

In conclusion, we successfully design a solution to real problem which is the traffic light design for two roads. The design implements a finite state machine to control the switching of the traffic lights . The code was verified and tested using simulation tools and was found to be working as expected.

Future work for this project could include implementing additional features such as A sensor system to detect the number of vehicles on each road and adjust the traffic light timing accordingly. This would reduce wait times for vehicles and improve traffic flow. The code could also be optimized for better performance and to reduce the number of states in the finite state machine.