

Problem Statement : Design & Implement a 5-bit synchronous counter for the following pattern 0,2,3,5,7,11,13,17,23,29,30,31,0


Transition Excitation truth table of a J-K Flip Flop

Output Transition	F.F Transition		
$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Present State					Next State					A		B		C		D		E	
$Q_A$	$Q_B$	$Q_C$	$Q_D$	$Q_E$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$Q_{D+1}$	$Q_{E+1}$	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$	$J_D$	$K_D$	$J_E$	$K_E$
0	0	0	0	0	0	0	0	1	0	0	x	0	x	0	x	1	x	0	x
0	0	0	1	0	0	0	0	1	1	0	x	0	x	0	x	x	0	1	x
0	0	0	1	1	0	0	1	0	1	0	x	0	x	1	x	x	1	x	0
0	0	1	0	1	0	0	1	1	1	0	x	0	x	x	0	1	x	x	0
0	0	1	1	1	0	1	0	1	1	0	x	1	x	x	1	x	0	x	0
0	1	0	1	1	0	1	1	0	1	0	x	x	0	1	x	x	1	x	0
0	1	1	0	1	1	0	0	0	1	1	x	x	1	x	1	0	x	x	0
1	0	0	0	1	1	0	1	1	1	x	0	0	x	1	x	1	x	x	0
1	0	1	1	1	1	1	1	0	1	x	0	1	x	x	0	x	1	x	0
1	1	1	0	1	1	1	1	1	0	x	0	x	0	x	0	1	x	x	1
1	1	1	1	0	1	1	1	1	1	x	0	x	0	x	0	x	0	1	x
1	1	1	1	1	0	0	0	0	0	x	1	x	1	x	1	x	1	x	1

Transition Table

State Diagram :




"From 0 to 31.....  
but our way!"



Member 1- Rita Akhter  
ID: 23201057  
Member 2- Lakshya Rahman Nadi  
ID: 23201059

Member 3- Md. Hasanul Mobin  
ID: 23201060  
Member 4- Zakaria Abrar  
ID: 23201061



Circuit Diagram