2:55 PM


Saturday, 10 October 2020

FDEC (Non-Neuman Architecture)

Fetch (Next Inst.) Next Inst. L. Execute

One Complete FDEC Men next.

In pipelining processor is divided into separate units for fetch, decode & execute. These units work in parallel.



Instructions level parallelism.

Five Stages of execution:

- 1. Inst. Fetch Cycle (IF)
- 2. Inst. Devode Cycle (ID)
- 3. Operand Fetch Cycle (OF) / Memory Access Cycle (MA)
- 4. inst. Execution Cycle (IE)
- g. write back (wB)

CLOCK CYCLES

מ			1	2	3	4	5	6	7	8	9	10	11
Program ABCDELL LEGISTAM	<i>ଷ</i>	JF	A	B	_	D	E	F					
	Jages	10		Δ	B	<u></u>	D	E	F				
	ocenor's St	OF			A	В	C	D	£	F			
		ΙE				A	B	C	D	Ę,	F		
		WB					A	B	C	D	E	F	

Instructions: A,BC,D,E,F #6

Regular VM Cycle: 6×5 = 30 Clock Gycles.

Pipelining: 10 clockycles.