


Processor Fundamentals:



Fetch-Decode-Baccute Cycle General purpose registan that Holds interim detar

S Program Countar(PC): 9+ Holds the address of next inst.

Memory Address Register (MAR): 9+ Holds the address of current inst.

Memory Data Register (MDR): 9+ Holds the inst.

Whose add is seved in MAR. Curr. inst. whose add. is saved in Man. curr. inst.

Current Inst. Register ((IR): 91 decodes, and executes the current

FETCH, DECLODE, EXECUTE CYCLE:

2) Address of next instr. arrives in PC

- 2) From PC add. goes to MAN. 9t becomes current inst.
- 3) PC increments itself by I.
- 4) Inst. at the add. in main memory, which is mentioned in mar, arrives in MDR.
- 5) From MDR inst. goes to CIR.
- 6) CIR decodes and executes the inst.

Register transfer hotation:

MAR - [PC] [?]; The content 7 PC < [PC] +1

MDR ([MAR])

CIR & FOOD

[CIR]