
Yon Neumann Architecture:



Registers: Smallest & fastest memories with a purpose inside the provenor.

Program Counter (PC): 97 Holds the address of next inst. Memory Add. Rogista (MAR): 94 Holds the add. 9 current inst. Memory Dater Register (MDR): 97 tolds the current 7nst.

Cornert Inst. Register (CIR): 97 decodes & executes current inst

Accumulator: It is gloved purpose register that to lds the prog.

Memosy

EU controls the Show of instructions execution by Syncing all registers for fletch decode execute cycle.

Au is suppose to be the hand of microprocenor. It completes all operations, like logical & arothmetic ones. Lopal are AND, OR, NOT etc.

Arimetic are addition, subtraction, multiplicature etc.

von Neumann Architecture: Computer Architecture: Architecture: Odlar of stored program? -

- Both instructions & dater in Dinary form are trold in main remon

Of is a single processor; made up of 20, ALU & memory unit.

- 94 "uses input, output & Storall Oblices.

- 9+° 15 av serial machine.

## Fetch-Decode-Browk Cycle:

2. Add. 9 the rest inst. from PC goes to MAR.

2. PC increaments it by to

3. Instruction in memory at the address mentioned
in MAR arosires in MDR.

4. From MDR, wrocent inst- goos to CIR.

S. If the first-tras an address part then that address is copied to MAR. Decode? S. Of the inst-tras an address address is opped to MAR. Exect. 6. Inst. is decoded and executed.