


- Formation of microprocessor.
- CU, MU, ALU
- Registers: 

PC, CIR, MAR, MDR, Accumulator

Special PurposeGeneral Purpose.

- Buses: Control, Address, Data.
- Fetch - Decode - Execute Cycle.



Fetch - Decode - Execute Cycle:

Fetch

PC → MAR 50

MDR → CIR LDD 54

Decode & Execute

Main Memory

Instruction = Assembly Command

Instructions = Program.

Set of instructions = Assembly Lang. instructions

- Control Bus: It carries control signals from Control Unit to other parts of the system. It is bi-directional ↔
- Address Bus: It carries address of the content in computer's main memory. It is uni-directional →
- Data Bus: It carries the content back and forth b/w computer's microprocessor and main memory. It is bi-directional ↔.

CAIE Expectations:

1. FDLC
2. Registers
3. Buses.
4. FDLC practice implementation.

