



## Fetch - Decode - Execute Cycle

## Special Purpose

FETCH, DECODE, EXECUTE CYCLE:

- 1) Address of next instr. arrives in PC
- 2) From PC add. goes to MAR. It becomes current inst. address.
- 3) PC increments itself by 1.
- 4) Inst. at the add. in main memory, which is mentioned in MAR, arrives in MDR.
- 5) From MDR inst. goes to CIR.
- 6) CIR decodes and executes the inst.

## Register transfer notation:

MAR  $\leftarrow$  [PC]

[?], The content of

$$PC \leftarrow [PC] + 1$$
$$MDR \leftarrow [MAR]$$
$$CIR \leftarrow [MDR]$$
$$[C|R]$$