


FDEC (Von-Neuman Architecture)



One Complete FDEC then next.

In pipelining processor is divided into separate units for fetch, decode & execute. These units work in parallel.



Instructions level parallelism.

Five Stages of execution:

1. inst. Fetch Cycle (IF)
2. inst. Decode Cycle (ID)
3. Operand Fetch Cycle (OF) / memory Access Cycle (MA)
4. inst. Execution Cycle (IE)
5. write back (WB)

CLOCK CYCLES.

Program

A	B	C	D	E	F
---	---	---	---	---	---

Processor's Stages

	1	2	3	4	5	6	7	8	9	10	11
IF	A	B	C	D	E	F					
ID		A	B	C	D	E	F				
OF			A	B	C	D	E	F			
IE				A	B	C	D	E	F		
WB					A	B	C	D	E	F	

Instructions: A, B, C, D, E, F #6

Regular VN cycle: $6 \times 5 = 30$ clock cycles.

Pipelining: 10 clock cycles.