Friday, 12 February 2021 5:43 PM



1.3.2

Computer

### **Computer Science 2210**

**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

### Von Neumann Architecture:

1.	(a) (b)	Describe what is meant Explain the purpose of e			[3] rocessor.		
	(-/	(i) Program Counter (Se	`		[2]		
		(ii) Current Instruction Re	egister.		[2]		
		(iii) Memory Address Re	gister.		[2]		
		(iv) Memory Data Regis	er.		[2]		
		(v) Accumulator			1		
2.	(a)	Describe the purpose of	tbe following regist	ers in a processor.			
2.	(u)	(i) Current instruction		ors in a processor.	[2]		
		(ii) Memory address		16	[2]		
		(iii) Program counter		1300	[2]		
		(iv) Index register (IR)			[2]		
3.	(a)	Describe what is meant		architecture.	[2]		
4.	(a)	State the purpose of the	e Memory Address R	egister (MAR) in a comp	outer. [1]		
	(b)	Describe two stages of	he fetch/execute c	ycle which would chan	ge the contents		
		of the MAR. State clearl	y, in each case, who	at the MAR contains.	[4]		
		Med .					
5.	(a)	10:00	d in the Program Co	unter (PC) during the fe	tch		
		/execute cycle.			[1]		
		(ii) Explain how the	contents of the PC	change during the fetch	n/execute		
		cycle.			[4]		
	(b)	Describe the contents	f the memory addre	ess register (MAR) during	the		
	fetch/	execute cycle.			[4]		
6.	(a) Describe basic Von Neumann processor architecture. [3]						
	(b) At a particular point in a program, the program counter (PC) contains the value 200.						
	(i)	held at location					
		200 has been fetched.					
_		Explain your answer.			[2]		
		f	<b>Y</b>		Page <b>1</b> of <b>1</b> 0		
03-111-2	22-ZAK	OlevelComputer AlevelComputer	@zakonweb	zak@zakonweb.com	www.zakonweb.com		





#### State what is stored in each of the following special purpose registers in a computer and explainhow the contents are altered during the fetch/execute cycle. MAR [3] (ii) MDR (or MBR) [3] (ii) CIR [3] 8. (a) Explain what is meant by Ven Neumann architecture. [3] Explain what the accumulator holds and how the contents change (b) during the fetch-execute cycle. [2] Explain what the program counter (PC) holds and how the contents change during the fetch-execute cycle. [3] May/June 2015 P11 (2210) 7 (a) One of the key features of von Neumann computer architecture is the use of buses. Three buses and three descriptions are shown below. Draw a line to connect each bus to its correct description. Bus Description this bus carries signals used address bus to coordinate the computer's this bi-directional bus is used to exchange data between control bus processor, memory and input/ output devices this uni-directional bus carries signals relating to memory data bus addresses between processor and memory [2] Page 2 of 10 OlevelComputer AlevelComputer 03-111-222-ZAK @zakonweb zak@zakonweb.com www.zakonweb.com Computer Science 2210

Topic: 1.3.2 Computer architecture and the fetch

Explain why the value has changed to 180.

After the instruction is processed, the value in the PC is 180.

**Topical Past Papers** 



[2]

### Topic: 1.3.2 Computer architecture and the fetch execute cycle

(b) The seven stages in a von Neumann fetch-execute cycle are shown in the table below. Put each stage in the correct sequence by writing the numbers 1 to 7 in the right hand column. The first one has been done for you.

Stage	Sequence number	
the instruction is then copied from the memory location contained in the MAR (memory address register) and is placed in the MDR (memory data register)	4	
the instruction is finally decoded and is then executed	7	
the PC (program counter) contains the address of the next instruction to be fetched	1	
the entire instruction is then copied from the MDR (memory data register) and placed in the CIR (current instruction register)	5	
the address contained in the PC (program counter) is copied to the	0	

MAR (memory address register) via the address bus	
the address part of the instruction, if any, is placed in the MAR (memory address register)	6
the value in the PC (program counter) is then incremented so that it points to the next instruction to be fetched	3

[6]











# Computer Science 2210


**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

Oct/Nov 2015 P13

3 A section of computer memory is shown below:



### **Computer Science 2210**

**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

(iii) Show any changes to the computer memory following the read and write operations in part (a)(i) and part (a)(ii).











# Computer Science 2210

**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

Oct/Nov 2016. P12


**6 Four** computer terms and **eight** descriptions are shown below. Draw lines to connect each computer term to the correct description(s).

Arithmetic and logic unit (ALU)

Description

Data can be read but not altered

Carries out operations such as addition and multiplication



Oct/Nov 2016. P13

1 To process an instruction, a central processing unit (CPU) goes through a cycle that has three main stages.

Name each stage in this cycle.

Fetch, Decode, Parente











[4]

Computer Science 2210

**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

May/June 2017. P11

**6** Signals are sent to and from the components of a processor using buses. Identify and describe the purpose of **two** different buses.

[6]

May/June 2017. P12

1 Name three different buses that are used in the fetch-execute cycle. Control, Adhrun, [3] Delector (C) A computer includes an Integrated Circuit (IC) and a Universal Serial Bus (USB) for data transmission.

Describe how the computer uses these for data transmission, including the type of data transmission used.

[4]

### Oct/Nov 2017 P12(2210)

**6** Selma writes the following **four** answers in her Computer Science examination. State which computer terms she is describing.

"It takes source code written in a high lever language and translates it into machine code. It translates the whole of the source code at once."

Selma is describing .......

"The part of the central processing unit (CPU) that carries out calculations."
Selma is describing ......

"When data is transmitted, if an error is detected in the data received a signal is sent to ask for the data to be retransmitted, this continues until the data received is correct."

Selma is describing ......

[4]



03-111-222-ZAK









### **Computer Science 2210**


**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

Oct/Nov 2017 P13(2210)

**4 Six** components of a computer system and **six** descriptions are shown. Draw a line to match each component with the most suitable description.





03-111-222-ZAK









## **Computer Science 2210**

**Topical Past Papers** 




Topic: 1.3.2 Computer architecture and the fetch execute cycle

May/June 2018. P11

given.

Draw a line to match each component to the most suitable description.



May/June 2018. P12

6 Kelvin correctly answers an examination question about the Von Neumann model.

Eight different terms have been removed from his answer.

Complete the sentences in Kelvin's answer, using the list given.

Not all items in the list need to be used.

- · accumulator (ACC)
- · address bus
- arithmetic logic unit (ALU)
- · control unit (CU)
- · data bus
- executed
- fetches
- immediate access store (IAS)
- memory address register (MAR)
- memory data register (MDR)
- program counter (PC)



03-111-222-ZAK



OlevelComputer AlevelComputer



@zakonweb



zak@zakonweb.com



www.zakonweb.com

# Computer Science 2210

**Topical Past Papers** 



### Topic: 1.3.2 Computer architecture and the fetch execute cycle

- saved
- transmits

#### Oct/Nov 2018 P13 (2210)

11

The fetch-execute cycle make use of registers.

(a) Describe the role of the Program Counter (PC).

-94 holds No address C) west inst.
-91 increases 115011 by 2.

(b) Describe the	Describe the role of the Memory Data Register (MDR).  — 91 holds lie Current inst. whose address					
	is placed in M	an_				
	•		I gateway of			
	microprocessor.			[2]		
	EF			Page <b>10</b> of <b>10</b>		
03-111-222-ZAK	OlevelComputer AlevelComputer	@zakonweb	zak@zakonweb.com	www.zakonweb.com	12-2-21	