

# Pipelining

## Fetch-Decode-Execute Cycle:


Simple processors complete it once and then take next instruction.

In pipelining processor is divided into units, which perform FDEC steps simultaneously.

Program	
1	~
2	~
3	~
4	~
5	~


Micro Processor		
Fetch	Decode	Execute
1		
2	1	
3	2	1
4	3	2
5	4	3

→ One moment of time (Pipeline).



Single Data

**Zak**  
ZAFAR ALI KHAN




When interrupt occurs:

- 1) The inst. that is in execution will be completed and data along the inst. number from which the cycle will resume is saved in a memory stack and pipeline is flushed to cater the program related to the interrupt.
- 2) There is another pipeline that will be used to handle the interrupt and current pipeline is untouched and resume its working once interrupt related pipeline finishes working.



**Zak**  
ZAFAR ALI KHAN

01. IF Instruction Fetch
02. ID Instruction Decode
03. MA/OF Memory Access/Operand Fetch & B
04. IE Instruction Execute
05. WB Write Back.



Pipelining: Instruction level parallelism



**Zak**  
ZAFAR ALI KHAN

		Cycles (time)									
		1	2	3	4	5	6	7	8	9	10
Pipeline Units	IF	1	2	3	4	5	6				
	ID		1	2	3	4	5	6			
	OF			1	2	3	4	5	6		
	PE				1	2	3	4	5	6	
	WB					1	2	3	4	5	6



**Zak**  
ZAFAR ALI KHAN