

KAUNAS UNIVERSITY OF TECHNOLOGY

THE FIRST PRINCIPLE OF DIGITAL LOGIC

LAB 4: Counters

Student name: Zalat Youssef

Professor: KAZIMERAS BAGDONAS

Kaunas, 2022

TASK:

Assignment	Initial value	Increment	M1	Initial value	Increment	M2	M3
25	1	4	9	1	4	17	153

OBJECTIVE:

The objective of this laboratory work is to analyze digital counters operations and the way they are executed by designing asynchronous up counter with parallel-load and carry-out. By a specific modulus number which is specified to each student by a given table. Also, to design higher modulus-Nsk counter using two previously designed mod-N counters.

Theory:

Counters are sequential circuits (devices with memory) that follow the binary sequence upon occurrence of input impulse. Up counters perform operation $C := C + 1$, in other words increase in its value by 1, Down counters perform $C := C - 1$ or decreases by 1. An n-bit binary counter consists of n flip-flops and can count in binary form 0 to $2^n - 1$. To take it other way around, if you design a counter to count up to a number M, the number of flip-flops needed are $m \geq \log_2 M$. Often counter have an carry-out signal that show when counter reaches its maximum value. This signal can be used as input pulse for an other counter and enlarge overall counting value. Digital counters come in two categories: ripple counters and synchronous counters. In ripple counters, the flip-flop output transition serves as a source for triggering other flip-flops. In a synchronous counters, the input pulse are applied to clock inputs of all flip-flops. The change of state of a particular flip-flop is dependent on the present state of other flip-flops. A binary ripple counter consists of a series type D flip-flops with the inverted output of each flip-flop connected to the clock input of the next higher-order (more significant) flip-flop. A 3-bit counter is shown in Fig. 5.1, its maximum value is $M = 2^3 = 8$. In this schematic an input R(R – reset) sets initial value of zero, an input Cnt(Cnt – count) increases value by 1 on a rising edge.




Figure 5.1: A schematic of 3-bit ripple counter (a), a symbol (b), a timing diagram (c)

A modulo-N (abbreviated mod-N) counter is a counter that goes through a repeated sequence of N counts. For example, a 3-bit counter is a mod-8 counter. In some applications, it is desired to have counter where modulus is not in power of 2. In this case a combinational logic to for flip-flop inputs is needed. A mod-N counter is usually implemented as synchronous, using type D flip-flops. For example, we need to design a mod-6 up counter with a carry-out signal (P).

PROCEDURE:

First Counter M1:

According to given formula a truth table for the first counter is presented below:


	32	16	8	4	2	1							
	q5	q4	q3	q2	q1	q0	C	d5	d4	d3	d2	d1	d0
1	0	0	0	0	0	1		0	0	0	1	0	1
5	0	0	0	1	0	1		0	0	1	0	0	1
9	0	0	1	0	0	1		0	0	1	1	0	1
13	0	0	1	1	0	1		0	1	0	0	0	1
17	0	1	0	0	0	1		0	1	0	1	0	1
21	0	1	0	1	0	1		0	1	1	0	0	1
25	0	1	1	0	0	1		0	1	1	1	0	1
29	0	1	1	1	0	1		1	0	0	0	0	1
33	1	0	0	0	0	1	1	0	0	0	0	0	1
0	0	0	0	0	0	0		0	0	0	0	0	1

Using the table, we can form functions for each flip-flop data input:

d0=1					
d1=0					
d2	00	01	11	10	$d2 = !q5!q3!q2 + !q5q3!q2$
00	1			1	$d2 = !q5!q2(!q3 + q3)$
01	1			1	$d2 = !q5!q2$
11					
10					
d3	00	01	11	10	$d3 = !q5!q3q2 + !q5q3!q2$
00		1		1	$d3 = !q5(q3 \text{ xor } q2)$
01		1		1	
11					
10					


d4	00	01	11	10	$d4 = !q5q4!q3 + !q5q4!q2 + !q5!q4q3q2$
00			1		$d4 = !q5q4(!q3 + q2) + !q5!q4q3q2$
01	1	1		1	
11					
10					
d5	00	01	11	10	$d5 = !q5q4q3q2$
00					
01			1		
11					
10					

A schematic for the counter implemented using these functions is shown below:



d4	000	001	011	010	110	111	101	100	$d4 = !q6q4!q3 + !q6q4q3!q2 + !q6!q4q3q2$
00			1		1		1	1	$d4 = !q6q4!q3 + !q6q3(q4!q2 + !q4q2)$
01			1		1		1	1	
11									
10									
d5	000	001	011	010	110	111	101	100	$d5 = !q6!q5q4q3q2 + !q6q5q4!q3 + !q6q5q3!q2 + !q6q5!q4q2 + !q6q5!q3!q2$
00						1			$d5 = !q6(q5!q3 + !q5q4q3q2 + q5!q4q3 + q5q3!q2)$
01	1	1	1	1	1		1	1	
11									
10									
d6	000	001	011	010	110	111	101	100	$d6 = !q6q5q4q3q2$
00									
01						1			
11									
10									

A schematic for the counter implemented using these functions is shown below:



Timing diagram for counters2 module. The diagram shows signals for /counters2/dock, /counters2/enable, /counters2/reset, /counters2/Buss_A, /counters2/Buss_B, /counters2/QA0 through QA5, /counters2/QB0 through QB6, and /counters2/G_control. The time scale is 4 ns. The diagram shows a sequence of events where the reset signal is active, followed by a sequence of QA and QB signals, and finally the G_control signal.

To conclude, in digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines.


To conclude, in digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines.

FPGA implementation:


In order for the circuits to function on FPGA board some minor modifications must be performed. The list of modifications is provided below.


1. All outputs must be inverted
2. Asynchronous reset signal must be inverted, synchronous must not be inverted
3. All parallel data inputs must be exchange into Vhi or Vlo components


Modified schematics for M1:




Results on FPGA board is shown below:









LatticeXP2 Brevia 2
Evaluation Board REV A
P/N: LFXP2-5E-B2-EVN

Lattice
Semiconductor
Corporation

Copyright © 2011
Made in China

