<u>Lab 5</u> <u>To Demonstrate the Working of Binary Adders</u>

Note: You may draw all the logic diagrams with hand and paste the pictures here or on logicly software with your name, roll number & section mentioned in your workspace. Make sure that all of your connections are clearly visible and distinguishable.

Tasks

1. Construct a logic circuit for half and full adder with the help of truth table. Also write the Boolean expression for output(s).

Half Adder

a) Truth Table

A B output(S) C

0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

b) Boolean Expression (Simplified)

S=A'.B+AB'


C=A.B

c) logic diagram("It is degined in picture")


Muzamél / Pao-0108 / 3 DI Halz Adder Truft fable (assept.c) Boolean expression S = AB + AB = ABB ogic Diagram

d) Software Simulation (Show here your results for each combination that gives a high output)

Inputs are 0 and 1 and output/ sum is 1 and carry is 0




Inputs are 1 and 0 and output/ sum is 1 and carry is 0




Full Adder

a) Truth Table

A	В	С	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1







b) Boolean Expression (Simplified)

Expression is written in the picture


c) Logic Diagram




d) Software Simulation (Show here your results for each combination that gives a high output)




Inputs are 010 and output is 1




Inputs ARE 100 and output is 1



Inputs are 111 and output is 1




- 2. A full adder can be implemented using 2-half adders. Demonstrate the logic diagram for the said circuit. Simulate your circuit for the verification of results.
 - a) Logic Diagram of Full Adder using 2-Half Adders




b) <u>Software Simulation (Show here your results for each combination that gives a high output)</u>


Inputs are 0 0 1 and output is 1



Inputs are 0 1 0 and output is 1



Inputs are 1 00 and output is 1



MUZAMIL
P200108
2D-1
LAB TASK #5
DLD LAB