

# ECE 2330

## Semester Project

### Simple CPU

Winston Zhang

# Table of Contents and Figures

Table of Contents and Figures	2
1. Opcode Decoder	4
1 Problem Statement	5
2 Analytical Design	5
Figure 1: Truth Table and Karnaugh Map for Opcode Decoder Circuit	5
Figure 2: Logical Expressions for Each Instruction	5
Figure 3: Circuit Implementation for Opcode Decoder	6
3 Numerical Verification	6
Figure 4: Input Test Vectors	7
Figure 5: Test Results in Tabular Form	7
Figure 6: Test Results in Graphical Form	8
4 Summary	8
2. Control Signal Logic	9
1 Problem Statement	10
2 Analytical Design	10
Figure 1: Truth Table for Control Signal Logic Circuit	10
Table 1: Logical Expressions for Each Microinstruction	11
Figure 2: Circuit Implementation for Control Signal Logic Circuit	12
3 Numerical Verification	12
Figure 3: Input Test Vectors	12
Figure 4: Test Results in Tabular Form	13
Figure 5: Test Results in Partial Graphical Form	13
4 Summary	13
3. Instruction Sequencer FSM	14
1 Problem Statement	15
2 Analytical Design	15
Figure 1: Finite State Machine Representation of Instruction Sequencer	15
Table 1: State Transition Table for Each Opcode Instruction and State	16
Table 2: Output for Each Opcode Instruction and State	17
Table 3: Execute Output for Each Opcode Instruction and State	18
Figure 2: ClearLogic Circuit Implementation	18
Figure 3: 3-Bit Counter Circuit Implementation	19

Figure 4: Output Logic Circuit Implementation	20
Figure 6: Instruction Sequencer FSM Test Bench	21
3 Numerical Verification	21
Figure 7: Circuit Test Vectors	22
Figure 8: Test Case Passed	22
Figure 9: Test Case Passed in Graphical Form	23
4 Summary	23
<b>4. Datapath</b>	<b>24</b>
1 Problem Statement	25
2 Analytical Design	25
Figure 2: Circuit Diagram of Register	26
Figure 3: Circuit Diagram of Full Adder	27
Figure 4: Circuit Diagram of Arithmetic and Logic Unit	27
Figure 5: Simple Computer System	28
3 Numerical Verification	28
Figure 6: Test Vector Data	29
Figure 7: Test Case Passed	30
Figure 8: Test Vectors in Graphical Form	30
4 Summary	30
<b>5. Simple Computer System</b>	<b>32</b>
1 Problem Statement	33
2 Analytical Design	33
Figure 1: Circuit Design of Address Decoder	34
Figure 2: Circuit Design of Port Register	34
Figure 3: Circuit Design of Simple Computer System with Memory-Mapped I/O	35
3 Verification	35
Figure 4: EEPROM Values for Self-Modifying Program	35
Figure 3: EEPROM Values for Incrementing/Decrementing Display Program	36
4 Summary	36
5 Honor Pledge	36

# 1. Opcode Decoder

# 1 Problem Statement

Design an opcode decoder - a digital circuit that will take in an opcode (instruction) signal of three bits, and an execution signal, producing a certain output signal corresponding to the instruction specified by the opcode signal.

## 2 Analytical Design

The truth table for the opcode decoder circuit, as well as its corresponding Karnaugh map is shown in Figure 1.




Figure 1: Truth Table and Karnaugh Map for Opcode Decoder Circuit

The logical expression for the output for each instruction is listed in Figure 2.

All possible solutions

$$\begin{aligned} \text{Load} &= \text{Execute} \wedge \overline{\text{Opcode}_0} \wedge \overline{\text{Opcode}_1} \wedge \overline{\text{Opcode}_2} \\ \text{Store} &= \text{Execute} \wedge \text{Opcode}_0 \wedge \overline{\text{Opcode}_1} \wedge \overline{\text{Opcode}_2} \\ \text{Add} &= \text{Execute} \wedge \overline{\text{Opcode}_0} \wedge \text{Opcode}_1 \wedge \overline{\text{Opcode}_2} \\ \text{Sub} &= \text{Execute} \wedge \text{Opcode}_0 \wedge \text{Opcode}_1 \wedge \overline{\text{Opcode}_2} \\ \text{Inc} &= \text{Execute} \wedge \overline{\text{Opcode}_0} \wedge \overline{\text{Opcode}_1} \wedge \text{Opcode}_2 \\ \text{Dec} &= \text{Execute} \wedge \text{Opcode}_0 \wedge \overline{\text{Opcode}_1} \wedge \text{Opcode}_2 \\ \text{Bra} &= \text{Execute} \wedge \overline{\text{Opcode}_0} \wedge \text{Opcode}_1 \wedge \text{Opcode}_2 \\ \text{Beq} &= \text{Execute} \wedge \text{Opcode}_0 \wedge \text{Opcode}_1 \wedge \text{Opcode}_2 \end{aligned}$$

Figure 2: Logical Expressions for Each Instruction

The circuit implementation of the opcode decoder is shown in Figure 3.




Figure 3: Circuit Implementation for Opcode Decoder

### 3 Numerical Verification

An exhaustive list of input vectors was loaded into a test case and applied to the circuit via a test bench. The numerical results are shown in Figure 4, Figure 5, and Figure 6.

```


Test data
1 # Test vectors for opcode decoder
2 # Inputs: Opcode (3 bits), Execute
3 # Outputs: Load, Store, Add, Sub, Inc, Dec, Bra, Beq
4 # When Execute = 0, all output equal 0
5 # When Execute = 1, decode Opcode
6 Opcode Execute Load Store Add Sub Inc Dec Bra Beq
7 # Load instruction
8 0 0 0 0 0 0 0 0 0 0
9 0 1 1 0 0 0 0 0 0 0
10 # Store instruction
11 1 0 0 0 0 0 0 0 0 0
12 1 1 0 1 0 0 0 0 0 0
13 # Add instruction
14 2 0 0 0 0 0 0 0 0 0
15 2 1 0 0 1 0 0 0 0 0
16 # Subtract instruction
17 3 0 0 0 0 0 0 0 0 0
18 3 1 0 0 0 1 0 0 0 0
19 # Increment instruction
20 4 0 0 0 0 0 0 0 0 0
21 4 1 0 0 0 0 1 0 0 0
22 # Decrement instruction
23 5 0 0 0 0 0 0 0 0 0
24 5 1 0 0 0 0 0 1 0 0
25 # Branch instruction
26 6 0 0 0 0 0 0 0 0 0
27 6 1 0 0 0 0 0 0 1 0
28 # Branch if equal to zero instruction
29 7 0 0 0 0 0 0 0 0 0
30 7 1 0 0 0 0 0 0 0 1

```

**Figure 4: Input Test Vectors**

passed										
	Opcode	Execute	Load	Store	Add	Sub	Inc	Dec	Bra	Beq
L8	0	0	0	0	0	0	0	0	0	0
L9	0	1	1	0	0	0	0	0	0	0
L11	1	0	0	0	0	0	0	0	0	0
L12	1	1	0	1	0	0	0	0	0	0
L14	2	0	0	0	0	0	0	0	0	0
L15	2	1	0	0	1	0	0	0	0	0
L17	3	0	0	0	0	0	0	0	0	0
L18	3	1	0	0	0	1	0	0	0	0
L20	4	0	0	0	0	0	0	0	0	0
L21	4	1	0	0	0	0	0	1	0	0
L23	5	0	0	0	0	0	0	0	0	0
L24	5	1	0	0	0	0	0	0	1	0
L26	6	0	0	0	0	0	0	0	0	0
L27	6	1	0	0	0	0	0	0	0	1
L29	7	0	0	0	0	0	0	0	0	0
L30	7	1	0	0	0	0	0	0	0	1

**Figure 5: Test Results in Tabular Form**



**Figure 6: Test Results in Graphical Form**

## 4 Summary

The goal of this project assignment was to create a circuit that could interpret an opcode input of three bits as well as an execution input of one bit, and produce the correct output signal corresponding to the instruction specified by the opcode input. In other words, if the opcode was 101 (3 in binary), the circuit would produce a signal on the third output pin, corresponding to the third instruction, which in this case, happens to be Addition. All of these output signals would only be produced if the Execute input signal was true.

A truth table and Karnaugh map were used to define the expected outputs in relation to inputs, and a digital circuit solution was developed. An exhaustive list of input test vectors was tested against this circuit, and all inputs produced the expected output for each test vector. Therefore, the specified digital circuit design satisfies the problem set out to be solved in the original problem statement.

## 2. Control Signal Logic

# 1 Problem Statement

Design circuits to generate the control signals for the Central Processing Unit. This circuit takes inputs from the Opcode Decoder, as well as various Control Signals, and outputs the corresponding signal for a set of Register Transfer Level operations, or microinstructions. This architecture also includes the circuit design for the MemoryAddress Register, Memory Buffer Register, Instruction Register, Program Counter, Data register, Arithmetic & Logic Unit, and ALU register.

# 2 Analytical Design

The truth table for the control signal logic circuit is shown in Figure 1, courtesy of Professor Johnson.

Instruction	Operations (RTL)	Instruction Sequence Timing Signals							Control Actions																
		T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>	T <sub>6</sub>	T <sub>7</sub>	R	E <sub>MSR</sub>	W	C <sub>MAR</sub>	C <sub>MBR</sub>	C <sub>PC</sub>	C <sub>D0</sub>	C <sub>D0</sub>	C <sub>ALU</sub>	E <sub>MBR</sub>	E <sub>PC</sub>	E <sub>IR</sub>	E <sub>D0</sub>	E <sub>ALU</sub>	F <sub>1</sub>	F <sub>0</sub>
Fetch	MAR $\leftarrow$ [PC]	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
	IR $\leftarrow$ [MAR]	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	ALU (Q) $\leftarrow$ [PC]	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0	0
	PC $\leftarrow$ [ALU]	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Load	MAR $\leftarrow$ [IR]	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	D0 $\leftarrow$ [MAR]	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Store	MAR $\leftarrow$ [IR]	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	[MAR] $\leftarrow$ [D0]	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Add	MAR $\leftarrow$ [IR]	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	MBR $\leftarrow$ [MAR]	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	ALU (P) $\leftarrow$ [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
	D0 $\leftarrow$ [ALU]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0
Sub	MAR $\leftarrow$ [IR]	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	MBR $\leftarrow$ [MAR]	0	0	0	0	0	1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) $\leftarrow$ [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
	D0 $\leftarrow$ [ALU]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0
Inc	MAR $\leftarrow$ [IR]	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	MBR $\leftarrow$ [MAR]	0	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) $\leftarrow$ [MBR]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
	[MAR] $\leftarrow$ [ALU]	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0
Dec	MAR $\leftarrow$ [IR]	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
	MBR $\leftarrow$ [MAR]	0	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) $\leftarrow$ [MBR]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
	[MAR] $\leftarrow$ [ALU]	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0
Bra	PC $\leftarrow$ [IR]	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0
	If Z = 1 then PC $\leftarrow$ [IR]	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0


Figure 1: Truth Table for Control Signal Logic Circuit

The logical expression for each instruction type was derived from the truth table and further reduced using boolean algebra, mostly the distributive property. The equations for each instruction type are show in Table 1:

<b>Read</b>	$T1 \vee (T5 \wedge (\text{Load} \vee \text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec}))$
<b>Write</b>	$(T5 \wedge \text{Store}) \vee (T7 \wedge (\text{Inc} \vee \text{Dec}))$
<b>Cmar</b>	$T0 \vee (T4 \wedge (\text{Load} \vee \text{Store} \vee \text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec}))$
<b>Cmbr</b>	$T5 \wedge (\text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec})$
<b>Embr</b>	$T6 \wedge (\text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec})$
<b>Cir</b>	$T1$
<b>Eir</b>	$T4 \wedge (\text{Bra} \vee \text{Load} \vee \text{Store} \vee \text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec} \vee (Z \wedge \text{Beq}))$
<b>Cpc</b>	$T3 \vee (T4 \wedge (\text{Bra} \vee (Z \wedge \text{Beq})))$
<b>Epc</b>	$T0 \vee T2$
<b>Cd0</b>	$(T5 \wedge \text{Load}) \vee (T7 \wedge (\text{Add} \vee \text{Sub}))$
<b>Ed0</b>	$T5 \vee \text{Store}$
<b>Calu</b>	$T2 \vee (T6 \wedge (\text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec}))$
<b>Ealu</b>	$T3 \vee (T7 \wedge (\text{Add} \vee \text{Sub} \vee \text{Inc} \vee \text{Dec}))$
<b>F0</b>	$T6 \wedge (\text{Inc} \vee \text{Dec})$
<b>F1</b>	$T2 \vee (T6 \wedge (\text{Inc} \vee \text{Dec}))$

**Table 1: Logical Expressions for Each Microinstruction**

The circuit implementation of the control signal logic circuit is shown in Figure 2.



**Figure 2: Circuit Implementation for Control Signal Logic Circuit**

### 3 Numerical Verification

An exhaustive list of input vectors was loaded into a test case and applied to the circuit via a test bench. The numerical results are shown in Figure 3, Figure 4, and Figure 5.

Test data	
1	# Test vectors for control signals logic
2	Reset Clock Load Store Add Sub Inc Dec Bra Beq T0 T1 T2 T3 T4 T5 T6 T7 Z Read Write Cmar Cmbr Cpc Cir Cd0 Calu Ebr Epc Eir Ed0 Ealu F1 F0
3	# Fetch: MAR ← [PC]
4	0 1 0
5	0 0
6	# IR ← [MAR]
7	0 1 0
8	0 0
9	# ALU (Q) ← [PC]
10	0 1 0
11	0 0
12	# PC ← [ALU]
13	0 1 0
14	0 0

**Figure 3: Input Test Vectors**

	Re...	Clo...	Load	Store	Add	Sub	Inc	Dec	Bra	Beq	T0	T1	T2	T3	T4	T5	T6	T7	Z	Re...	Write	Cm...	Cm...	Cpc	Cir	Cd0	Calu	Em...	Epc	Eir	Ed0	Ealu	F1	F0
L4	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
L5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
L7	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
L8	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0			
L10	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0			
L11	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0		
L13	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0		
L14	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0		

Figure 4: Test Results in Tabular Form




Figure 5: Test Results in Partial Graphical Form

Figure 5 only shows part of the test vectors, as there were too many rows to display in the test case results screen of the Digital logic simulator, and there was no way to scroll down, only zoom out along the horizontal axis.

## 4 Summary

The goal of this project assignment was to create a circuit that could interpret a series of input instructions, as well as control signals, and produce the correct microinstruction for the CPU.


A truth table, provided by the assignment instructions PDF, was used to define the circuit's expected outputs in response to a set of several inputs. Logical expressions were derived from the table and reduced using boolean algebra, which were then converted into circuit form in the Digital logic simulator. A set of input test vectors was tested against this circuit, and all inputs produced the expected output for each test vector. Therefore, the specified digital circuit design satisfies the problem set out to be solved in the original problem statement.

### 3. Instruction Sequencer FSM

# 1 Problem Statement

## 2 Analytical Design

The project assignment offers a diagram illustrating the FSM, which has been recreated in the ZyBook FSM simulator for this report in Figure 1:



**Figure 1: Finite State Machine Representation of Instruction Sequencer**

The project assignment offers three distinct tables, which represent the behavior of the FSM. The first table described the sequence of state transitions for each opcode following consecutive clock signals. For each opcode, the stored state starts as 001 and ends with 000 - every cell left blank indicates a “don’t care”, as under normal operation that situation should not occur. These transitions are represented in Table 1 (found on next page):

	Next State	Load (000)	Store (001)	Add (010)	Sub (011)	Inc (100)	Dec (101)	Bra (110)	Beq (111)
Current State	000	001	001	001	001	001	001	001	001
	001	010	010	010	010	010	010	010	010
	010	011	011	011	011	011	011	011	011
	011	100	100	100	100	100	100	100	100
	100	101	101	101	101	101	101	000	000
	101	000	000	110	110	110	110		
	110			111	111	111	111		
	111			000	000	000	000		

**Table 1: State Transition Table for Each Opcode Instruction and State**

The second table details the expected outputs for timing pulses for each opcode instruction in accordance with each successive clock signal. This table has been recreated in this report and is reflected in Table 2 (found on next page):

	Output	Load (000)	Store (001)	Add (010)	Sub (011)	Inc (100)	Dec (101)	Bra (110)	Beq (111)
Current State	000	T0	T0	T0	T0	T0	T0	T0	T0
	001	T1	T1	T1	T1	T1	T1	T1	T1
	010	T2	T2	T2	T2	T2	T2	T2	T2
	011	T3	T3	T3	T3	T3	T3	T3	T3
	100	T4	T4	T4	T4	T4	T4	T4	T4

	<b>Output</b>	<b>Load</b>	<b>Store</b>	<b>Add</b>	<b>Sub</b>	<b>Inc</b>	<b>Dec</b>	<b>Bra</b>	<b>Beq</b>
		(000)	(001)	(010)	(011)	(100)	(101)	(110)	(111)
<b>Current State</b>	<b>000</b>	T0	T0	T0	T0	T0	T0	T0	T0
	<b>001</b>	T1	T1	T1	T1	T1	T1	T1	T1
	<b>101</b>	T5	T5	T5	T5	T5	T5		
	<b>110</b>			T6	T6	T6	T6		
	<b>111</b>			T7	T7	T7	T7		

**Table 2: Output for Each Opcode Instruction and State**

The third table is very similar to table two, describing the expected behavior for the Execute output:


	<b>Execute</b>	<b>Load</b>	<b>Store</b>	<b>Add</b>	<b>Sub</b>	<b>Inc</b>	<b>Dec</b>	<b>Bra</b>	<b>Beq</b>
		(000)	(001)	(010)	(011)	(100)	(101)	(110)	(111)
<b>Current State</b>	<b>000</b>	0	0	0	0	0	0	0	0
	<b>001</b>	0	0	0	0	0	0	0	0
	<b>010</b>	0	0	0	0	0	0	0	0
	<b>011</b>	0	0	0	0	0	0	0	0
	<b>100</b>	1	1	1	1	1	1	1	1
	<b>101</b>	1	1	1	1	1	1		
	<b>110</b>			1	1	1	1		
	<b>111</b>			1	1	1	1		

**Table 3: Execute Output for Each Opcode Instruction and State**

The suggested structure was to break the circuit down into three separate embedded circuits. The first embedded circuit was to be the ClearLogic; its purpose is to account for the special cases for the Load, Store, Bra, and Beq opcodes, which transition back to state after reaching state 4 (Load, Store) or 5 (Bra, Beq). A truth table was handwritten describing the expected output, and boolean algebra was used to reduce the expression to sum-of-minterms form:

$$\text{Clear} = \text{Op1}'\text{Op2}'T5 + \text{Op1}'\text{Op2}'T4$$

This ensures that the FSM will correctly transition to state 000 for the correct opcode and state. This expression was converted into circuit form, and is shown in Figure 2:



**Figure 2: ClearLogic Circuit Implementation**


The second embedded circuit was to be the 3-Bit Binary Counter. This circuit is to handle the state transitions based on the signal from the ClearLogic Circuit, as well as a clock input. Similarly, equations were created based on a hand-drawn truth table and are as follows:

$$Q0 = \text{Clear}'Q0'$$

$$Q1 = \text{Clear}'(Q1'Q0 + Q1Q0')$$

$$Q2 = \text{Clear}'(Q2'Q1Q0 + Q2Q1' + Q2Q0')$$

These were converted to circuit form, in conjunction with D flip-flops to ensure state transitions occur with rising clock edges. The circuit implementation is shown in Figure 3:



**Figure 3: 3-Bit Counter Circuit Implementation**

The third and final embedded circuit was the OutputLogic. As suggested by the name, this handles the logic for the expected output based on the current state, which was encoded in binary by the 3-Bit Binary Counter. Mirroring the prior two embedded circuits, logical expressions with derived from a truth table and simplified (found on next page):

$$T_0 = Q_2'Q_1'Q_0'$$

$$T_1 = Q_2'Q_1'Q_0$$

$$T_2 = Q_2'Q_1Q_0'$$

$$T_3 = Q_2'Q_1Q_0$$

$$T_4 = Q_2Q_1'Q_0'$$


$$T_5 = Q_2Q_1'Q_0$$

$$T_6 = Q_2Q_1Q_0'$$

$$T_7 = Q_2Q_1Q_0$$


$$\text{Execute} = T_4 + T_5 + T_6 + T_7$$

These equations were then accordingly converted to circuit form, as shown in Figure 4:




**Figure 4: Output Logic Circuit Implementation**

Finally, all three embedded circuits were wired up together in a larger Instruction Sequencer FSM circuit, which itself was embedded in a test bench. Both circuits are shown in Figures 5, 6, respectively:



**Figure 5: Instruction Sequencer FSM Circuit Implementation**




**Figure 6: Instruction Sequencer FSM Test Bench**

### 3 Numerical Verification


A very large list of test vectors were loaded into a test case and applied to the circuit via the test bench. These test vectors as well as proof that the circuit correctly passed the test case are shown in Figures 7, 8, 9:

	Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute	43	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute	77	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute
2	0	0	1	0	0	0	0	0	0	0	0	44	1	3	1	0	0	0	0	0	0	0	0	78	1	5	1	0	0	0	0	0	0	0	
3	1	0	0	1	0	0	0	0	0	0	0	45	0	3	1	0	0	0	0	0	0	0	0	79	0	5	1	0	0	0	0	0	0	0	
4	0	0	0	1	0	0	0	0	0	0	0	46	1	3	0	1	0	0	0	0	0	0	0	80	1	5	0	1	0	0	0	0	0	0	
5	1	0	0	0	1	0	0	0	0	0	0	47	0	3	0	1	0	0	0	0	0	0	0	81	0	5	0	1	0	0	0	0	0	0	
6	0	0	0	0	1	0	0	0	0	0	0	48	1	3	0	0	1	0	0	0	0	0	0	82	1	5	0	0	1	0	0	0	0	0	
7	1	0	0	0	0	1	0	0	0	0	0	49	0	3	0	0	1	0	0	0	0	0	0	83	0	5	0	0	0	1	0	0	0	0	
8	0	0	0	0	0	1	0	0	0	0	0	50	1	3	0	0	0	1	0	0	0	0	0	84	1	5	0	0	0	1	0	0	0	0	
9	1	0	0	0	0	0	1	0	0	0	1	51	0	3	0	0	0	1	0	0	0	0	0	85	0	5	0	0	0	1	0	0	0	0	
10	0	0	0	0	0	0	0	1	0	0	1	52	1	3	0	0	0	0	1	0	0	0	1	86	1	5	0	0	0	0	1	0	0	1	
11	1	0	0	0	0	0	0	0	1	0	1	53	0	3	0	0	0	0	1	0	0	0	1	87	0	5	0	0	0	0	1	0	0	1	
12	0	0	0	0	0	0	0	1	0	0	1	54	1	3	0	0	0	0	0	1	0	0	1	88	1	5	0	0	0	0	0	1	0	0	
13	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute	55	0	3	0	0	0	0	0	1	0	0	1	89	0	5	0	0	0	0	0	1	0	0	
14	1	1	1	0	0	0	0	0	0	0	0	56	1	3	0	0	0	0	0	0	1	0	1	90	1	5	0	0	0	0	0	0	1	0	
15	0	1	1	0	0	0	0	0	0	0	0	57	0	3	0	0	0	0	0	0	1	0	1	91	0	5	0	0	0	0	0	0	1	0	
16	1	1	0	1	0	0	0	0	0	0	0	58	1	3	0	0	0	0	0	0	0	1	1	92	1	5	0	0	0	0	0	0	0	1	
17	0	1	0	1	0	0	0	0	0	0	0	59	0	3	0	0	0	0	0	0	0	1	1	93	0	5	0	0	0	0	0	0	0	1	
18	1	1	0	0	1	0	0	0	0	0	0	60	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute	94	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute
19	0	1	0	0	1	0	0	0	0	0	0	61	1	4	1	0	0	0	0	0	0	0	0	95	1	6	1	0	0	0	0	0	0	0	
20	1	1	0	0	0	1	0	0	0	0	0	62	0	4	1	0	0	0	0	0	0	0	0	96	0	6	1	0	0	0	0	0	0	0	
21	0	1	0	0	0	1	0	0	0	0	0	63	1	4	0	1	0	0	0	0	0	0	0	97	1	6	0	1	0	0	0	0	0	0	
22	1	1	0	0	0	0	1	0	0	0	1	64	0	4	0	1	0	0	0	0	0	0	0	98	0	6	0	1	0	0	0	0	0	0	
23	0	1	0	0	0	0	1	0	0	0	1	65	1	4	0	0	1	0	0	0	0	0	0	99	1	6	0	0	1	0	0	0	0	0	
24	1	1	0	0	0	0	0	1	0	0	1	66	0	4	0	0	1	0	0	0	0	0	0	100	0	6	0	0	1	0	0	0	0	0	
25	0	1	0	0	0	0	0	1	0	0	1	67	1	4	0	0	0	1	0	0	0	0	0	101	1	6	0	0	0	1	0	0	0	0	
26	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute	68	0	4	0	0	0	1	0	0	0	0	0	102	0	6	0	0	0	1	0	0	0	0	
27	1	2	1	0	0	0	0	0	0	0	0	69	1	4	0	0	0	0	1	0	0	0	1	103	1	6	0	0	0	0	1	0	0	0	
28	0	2	1	0	0	0	0	0	0	0	0	70	0	4	0	0	0	0	1	0	0	0	1	104	0	6	0	0	0	0	1	0	0	0	
29	1	2	0	1	0	0	0	0	0	0	0	71	1	4	0	0	0	0	0	1	0	0	1	105	#Clock	Opcode	T0	T1	T2	T3	T4	T5	T6	T7	Execute
30	0	2	0	1	0	0	0	0	0	0	0	72	0	4	0	0	0	0	0	1	0	0	1	106	1	7	1	0	0	0	0	0	0	0	
31	1	2	0	0	1	0	0	0	0	0	0	73	1	4	0	0	0	0	0	0	1	0	1	107	0	7	1	0	0	0	0	0	0	0	
32	0	2	0	0	1	0	0	0	0	0	0	74	0	4	0	0	0	0	0	0	1	0	1	108	1	7	0	1	0	0	0	0	0	0	
33	1	2	0	0	0	1	0	0	0	0	0	75	1	4	0	0	0	0	0	0	0	1	1	109	0	7	0	0	1	0	0	0	0	0	
34	0	2	0	0	0	1	0	0	0	0	0	76	0	4	0	0	0	0	0	0	0	0	1	110	1	7	0	0	1	0	0	0	0	0	
35	1	2	0	0	0	0	1	0	0	0	1	77	0	4	0	0	0	0	0	0	0	1	1	111	0	7	0	0	1	0	0	0	0	0	
36	0	2	0	0	0	0	1	0	0	1	1	78	1	4	0	0	0	0	0	0	0	1	1	112	1	7	0	0	0	1	0	0	0	0	
37	1	2	0	0	0	0	0	1	0	1	1	79	0	4	0	0	0	0	0	0	0	1	1	113	0	7	0	0	0	1	0	0	0	0	
38	0	2	0	0	0	0	0	1	0	1	1	80	1	4	0	0	0	0	0	0	0	1	1	114	1	7	0	0	0	0	1	0	0	0	
39	1	2	0	0	0	0	0	1	0	1	1	81	0	4	0	0	0	0	0	0	0	1	1	115	0	7	0	0	0	0	1	0	0	0	
40	0	2	0	0	0	0	0	1	0	1	1	82	1	4	0	0	0	0	0	0	0	1	1	83	0	4	0	0	0	0	0	1	0	0	
41	1	2	0	0	0	0	0	0	1	1	1	84	0	4	0	0	0	0	0	0	0	1	1	85	1	4	0	0	0	0	0	1	0	0	
42	0	2	0	0	0	0	0	0	0	1	1	86	1	4	0	0	0	0	0	0	0	1	1	87	0	4	0	0	0	0	0	1	0	0	

**Figure 7: Circuit Test Vectors**



**Figure 8: Test Case Passed**



**Figure 9: Test Case Passed in Graphical Form**

## 4 Summary

The goal of this project assignment was to create a circuit that could interpret a 3-bit opcode input and correctly generate the expected outputs based on state transitions according to a clock signal.

Several truth tables were used to define the circuit's expected state transitions, as well as outputs in accordance to said states. These were obtained by interpretation of an FSM diagram, converting its states and state transitions into said truth tables. Logical expressions were derived from the tables and reduced using boolean algebra, which were then converted into circuit form in the Digital logic simulator. These circuit implementations made use of AND/OR/NOT logic gates, as well as D flip-flops. A set of input test vectors was tested against this circuit, and all inputs produced the expected output for each test vector. Therefore, the specified digital circuit design satisfies the problem set out to be solved in the original problem statement.


## 4. Datapath

# 1 Problem Statement

Design a circuit to act as the datapath in the simple computer system. The datapath's purpose is to store data that defines the state of the CPU at any given time. This information is stored in several registers: the Memory Address Register (MAR), Memory Buffer Register (MBR), Instruction Register (IR), Program Counter (PC), and Data Register (D0). The datapath also contains an Arithmetic Logic Unit (ALU) which performs addition, subtraction, incrementation, and decrementation as arithmetic operations.


# 2 Analytical Design

A circuit was devised that correlated inputs to their respective registers, as well as the ALU inputs to the ALU embedded circuit. This circuit design closely mimics the figure provided in the assignment description depicting a simple CPU datapath. The Memory Address Register was connected to the AddressBus output and the Instruction Register connected to the Opcode output. Splitters were used to separate the 8-bit data bus input into 5-bit and 3-bit outputs for the AddressBus and Opcode outputs, respectively. The circuit design of the datapath is shown in Figure 1:



**Figure 1: Circuit Diagram of Datapath**

The registers were designed through use of multiplexers and D-flip-flops, with the ENIn input acting as the selector signal for the multiplexers. This multiplexer/flip-flop combination was used for each of the 8 bits that the DataIn input was split into. The flip-flops then output their loaded values upon a rising edge of clock input, thus coming together to form a simple register. The circuit design of the register is shown in Figure 2:




**Figure 2: Circuit Diagram of Register**

The ALU was designed as a ripple carry adder, with the operation being executed depending on the F0 and F1 inputs. The F0 and F1 inputs were put together with a splitter and acted as selector bits for a 2-bit Decoder. Within the overall structure ripple carry adder structure of the ALU, a full adder was used for each bit. The full adder was designed using a combination of logic gates, derived from the expressions:

$$S = (A \text{ XOR } B) \text{ XOR } Cin = (AB' + A'B)Cin' + (AB' + A'B)'Cin$$


$$Cout = AB + BCin + ACin$$

The circuit implementation of the full adder is shown in Figure 3:




**Figure 3: Circuit Diagram of Full Adder**

The ALU circuit implementation with the full adders and input decoder are shown in Figure 4:



**Figure 4: Circuit Diagram of Arithmetic and Logic Unit**

The datapath was then implemented as an imbedded circuit inside of a simple computer system, shown in Figure 5:



**Figure 5: Simple Computer System**

The simple computer system was then used as a means for verifying the functionality of the datapath. Test vectors were then loaded and tested against this computer system.

### 3 Numerical Verification

Test vectors were loaded into a test case in the digital logic simulator as described in the assignment description. All test vectors passed and are shown in multiple forms in Figures 6, 7, 8:

Test data

	Reset	Clock	AddressBus	DataBus	MAR	MBR	IR	PC	D0	Opcode	Z
1	0	0	0	0	0	0	0	0	0	0	1
2	0	1	0	25	0	0	0	0	0	0	0
3	0	0	0	25	0	0	0	0	0	0	0
4	0	1	0	0	0	0	25	0	0	0	0
5	0	0	0	0	0	0	25	0	0	0	0
6	0	1	0	0	0	0	25	0	0	0	0
7	0	0	1	0	0	0	25	0	0	0	0
8	0	1	0	1	0	0	25	0	0	0	0
9	0	0	25	0	0	0	25	1	0	0	0
10	0	1	0	25	0	0	25	1	0	0	0
11	0	0	25	6	25	0	25	1	0	0	0
12	0	1	25	6	25	0	25	1	0	0	0
13	0	0	1	25	1	25	0	25	1	6	0
14	0	1	25	1	25	0	25	1	6	0	0
15	0	1	1	83	1	0	25	1	6	0	0
16	0	0	1	83	1	0	25	1	6	0	0
17	0	1	1	1	1	0	83	1	6	2	0
18	0	0	1	1	1	0	83	1	6	2	0
19	0	1	1	2	1	0	83	1	6	2	0
20	0	0	1	2	1	0	83	1	6	2	0
21	0	1	1	83	1	0	83	2	6	2	0
22	0	0	1	83	1	0	83	2	6	2	0
23	0	1	19	185	83	0	83	2	6	2	0
24	0	0	19	185	83	0	83	2	6	2	0
25	0	1	19	185	83	185	83	2	6	2	0
26	0	0	19	185	83	185	83	2	6	2	0
27	0	1	19	191	83	185	83	2	6	2	0
28	0	0	19	191	83	185	83	2	6	2	0
29	0	1	19	2	83	185	83	2	191	2	0
30	0	0	19	2	83	185	83	2	191	2	0
31	0	1	2	51	2	185	83	2	191	2	0
32	0	0	2	51	2	185	83	2	191	2	0
33	0	1	2	2	2	185	51	2	191	1	0
34	0	0	2	2	2	185	51	2	191	1	0
35	0	1	2	3	2	185	51	2	191	1	0
36	0	0	2	3	2	185	51	2	191	1	0
37	0	1	2	51	2	185	51	3	191	1	0
38	0	0	2	51	2	185	51	3	191	1	0
39	0	1	19	191	51	185	51	3	191	1	0
40	0	0	19	191	51	185	51	3	191	1	0
41	0	1	19	3	51	185	51	3	191	1	0
42	0	0	19	3	51	185	51	3	191	1	0

Figure 6: Test Vector Data

	Reset	Clock	AddressBus	DataBus	MAR	MBR	IR	PC	D0	Opcode	Z
L2	0	0	0	0	0	0	0	0	0	0	1
L3	0	1	0	0x19	0	0	0	0	0	0	0
L4	0	0	0	0x19	0	0	0	0	0	0	0
L5	0	1	0	0	0	0	0x19	0	0	0	0
L6	0	0	0	0	0	0	0x19	0	0	0	0
L7	0	1	0	1	0	0	0x19	0	0	0	0
L8	0	0	0	1	0	0	0x19	0	0	0	0
L9	0	1	0	0x19	0	0	0x19	1	0	0	0
L10	0	0	0	0x19	0	0	0x19	1	0	0	0
L11	0	1	0x19	6	0x19	0	0x19	1	0	0	0
L12	0	0	0x19	6	0x19	0	0x19	1	0	0	0
L13	0	1	0x19	1	0x19	0	0x19	1	6	0	0
L14	0	0	0x19	1	0x19	0	0x19	1	6	0	0
L15	0	1	1	0x53	1	0	0x19	1	6	0	0
L16	0	0	1	0x53	1	0	0x19	1	6	0	0
L17	0	1	1	1	1	0	0x53	1	6	2	0
L18	0	0	1	1	1	0	0x53	1	6	2	0
L19	0	1	1	2	1	0	0x53	1	6	2	0
L20	0	0	1	2	1	0	0x53	1	6	2	0
L21	0	1	1	0x53	1	0	0x53	2	6	2	0
L22	0	0	1	0x53	1	0	0x53	2	6	2	0
L23	0	1	0x13	B9	0x53	0	0x53	2	6	2	0
L24	0	0	0x13	B9	0x53	0	0x53	2	6	2	0
L25	0	1	0x13	B9	0x53	B9	0x53	2	6	2	0
L26	0	0	0x13	B9	0x53	B9	0x53	2	6	2	0
L27	0	1	0x13	BF	0x53	B9	0x53	2	6	2	0
L28	0	0	0x13	BF	0x53	B9	0x53	2	6	2	0
L29	0	1	0x13	2	0x53	B9	0x53	2	BF	2	0
L30	0	0	0x13	2	0x53	B9	0x53	2	BF	2	0
L31	0	1	2	0x33	2	B9	0x53	2	BF	2	0
L32	0	0	2	0x33	2	B9	0x53	2	BF	2	0
L33	0	1	2	2	2	B9	0x33	2	BF	1	0
L34	0	0	2	2	2	B9	0x33	2	BF	1	0
L35	0	1	2	3	2	B9	0x33	2	BF	1	0
L36	0	0	2	3	2	B9	0x33	2	BF	1	0
L37	0	1	2	0x33	2	B9	0x33	3	BF	1	0
L38	0	0	2	0x33	2	B9	0x33	3	BF	1	0
L39	0	1	0x13	BF	0x33	B9	0x33	3	BF	1	0
L40	0	0	0x13	BF	0x33	B9	0x33	3	BF	1	0
L41	0	1	0x13	3	0x33	B9	0x33	3	BF	1	0
L42	0	0	0x13	3	0x33	B9	0x33	3	BF	1	0

Figure 7: Test Case Passed




Figure 8: Test Vectors in Graphical Form

## 4 Summary

The goal of this project assignment was to create a circuit that could act as the datapath component to the simple computer system.

This was achieved by mirroring the design specifications given by the figure provided in the assignment description and related kick-off slides. Registers were designed through implementation of flip-flops, and the ALU was designed as a carry ripple adder, mirroring an implementation using full adders shown in lecture slides, as well as textbook content. The provided set of test vectors were loaded into the simulator and all values passed, verifying the design's functionality. Therefore, the specified digital circuit design satisfies the problem set out to be solved in the original problem statement.

## 5. Simple Computer System

# 1 Problem Statement

Design a simple computer system using all of the components designed up to this point in ECE 2330. These culminating components act as embedded circuits to create a hierarchical design of a computer system. This design will then be verified by implementing memory-mapped input/output and running two programs loaded into memory.

## 2 Analytical Design

Mirroring the first figure of the assignment description, a circuit was devised that connects a simple CPU to memory (EEPROM), which is where a program will be loaded into in order to verify the functionality of the computer system.

The first program, provided by the assignment description, is a self modifying program that employs use of all eight instructions, all components of the central processing unit, and all locations in memory.


After the first program was run in the computer system and confirmed to function correctly, a memory-mapped I/O device was appended to the system, which includes an address decoder, port register, and two seven-segment hex displays. The address decoder is an embedded circuit that returns true when the address being accessed is  $MA = 0x1F$ . This then enables the port register, in turn enabling the two seven-segment displays, which will display the increment/decrement operations. When the port register is not enabled, the program proceeds as detailed previously.

A second program was then written, described by Professor Johnson as, “more visually pleasing”. Upon starting the program, the displays will initialize to  $00$ , and sequentially increment up to  $0A$ , after which the displays will decrement back down to  $00$ . This cycle will continue until the program is terminated.

The address decoder was a relatively straightforward component, as it only returns true for one particular set of bits corresponding to the value  $0x1F$  (all bits are 1). The boolean algebra expression for the chip select output (CS) is defined:


$$CS0 = (\text{AddressBus}_0)(\text{AddressBus}_1)(\text{AddressBus}_2)(\text{AddressBus}_3)(\text{AddressBus}_4)$$

The output  $CS0$  was then connected to the port register so that it would be enabled when the desired memory address was accessed. The address decoder’s second output,  $CS1$ , was defined as the complement to  $CS0$ .  $CS1$  was connected to the EEPROM so that when an address other than  $0x1F$  was accessed, the program would proceed as described. The circuit design of the address decoder is shown in Figure 1:




**Figure 1: Circuit Design of Address Decoder**

A port register was then designed that would be enabled by the address decoder, and output data to the displays. The write signal of the CPU is used as the clock input to the register, and the CS output of the address decoder was used as an enable signal. A tri-state device was then used so that the content of the port register does not change unless a write command occurs. This component has the ability to either read what is stored in the register and push it onto the databus, or to write what is on the databus to the register, depending on the boolean value of chip select input. The circuit design of the port register is shown in Figure 2:



**Figure 2: Circuit Design of Port Register**

All of the above components were then placed into the Digital logical simulator, and their inputs and outputs were connected to form the simple computer system, now with a memory-mapped I/O device implemented. The circuit design of this simple computer is shown in Figure 3:



**Figure 3: Circuit Design of Simple Computer System with Memory-Mapped I/O**

### 3 Verification

Unlike previous project assignments, test vectors were not used to verify the functionality of the circuit. Because there are no outputs to measure, the functionality of the circuit was verified by simply observing the behavior of the system, both in memory and on the seven-segment displays. The two programs specified by the assignment description were loaded into the EEPROM on two separate files, and the circuit was run with the clock input set up as a real-time clock with a frequency of 10Hz. Both programs behaved as expected. The values loaded into the EEPROM for the first program are shown in Figure 4; the second program, Figure 5:

Add...	0x00	0x01	0x02	0x03
0x00	0x19	0x53	0x33	0x19
0x04	0x55	0x35	D3	0x13
0x08	0x79	0x33	0x15	0x79
0x0C	0x35	B9	F0	C0
0x10	0x18	0x39	C0	B9
0x14	F7	0x99	E7	D7
0x18	6	6	0	0
0x1C	0	0	0	0

**Figure 4: EEPROM Values for Self-Modifying Program**

Add...	0x00	0x01	0x02	0x03
0x00	0x18	3F	9F	0x19
0x04	7F	E7	C2	BF
0x08	1F	5F	E0	C7
0x0C	0	0	0	0
0x10	0	0	0	0
0x14	0	0	0	0
0x18	0	A	0	0
0x1C	0	0	0	0

**Figure 3: EEPROM Values for Incrementing/Decrementing Display Program**

## 4 Summary

The goal of this project assignment was to be a summative project that uses all of the components designed in this course over the past fourteen weeks.

This was achieved by mirroring the design specifications given by the figure provided in the assignment description and related kick-off slides. Components were implemented to create a central processing unit, which was then used as an embedded circuit in a larger circuit, which used memory, decoder, and register components to run two simple, self-modifying programs, which made use of every component designed, as well as every memory address. The programs both ran successfully and behaved as intended, so this project has succeeded in achieving the objectives set out to be accomplished by the assignment statement.

I'd like to thank Professor Johnson for teaching this course. As a computer science student, I was never aware or interested in low-level programming and data representation. ECE 2330 has shed light on how difficult it is to design computer systems, and I have a newfound appreciation for electrical engineering as a field. This course truly has given new meaning to the phrase "1s and 0s".

## 5 Honor Pledge

On my honor as a student, I have neither given nor received unauthorized assistance on this assignment.

Winston Zhang, wyz5rge