

Standby power supply

Audio SPK AMP
AD82584F

DC-DC
INPUT4.5V-18V
SY8113B (3A)

VDDAO_3.3V

LDO
INPUT2.5V-5.5V
WL2803E18-5(500mA)

VDDIO_AO18

DC-DC
INPUT4.5V-26V
MP8756 (6A)

VDD_EE

VDD_EE Pin 3000mA

VDD_DDR Pin

VDDAO_0V8 Pin 20mA

AVDD0V8_PCIE Pin

AVDD0V8_HDMI Pin

DC-DC
INPUT4.5V-18V
SY8120B1 (2A)

VDDQ1.2V Max:1000mA

VDDAO_3.3V

DC-DC
INPUT4.5V-18V
SY8120B1 (2A)

VDDCPU_B 1000mA

TESTN VDDCPU_B_EN

DC-DC
INPUT4.5V-26V
MP8756 (6A)

VDDCPU_A 6000mA

GPIOAO_4 VDDCPU_A_EN

DC-DC
INPUT4.5V-18V
SY8113B (3A)

VCC5V

GPIOH_8 5V_EN

SWITH
Limit 500mA
SY6280AAC

USB_PWR (500mA)

GPIOH_6 5V_EN

HDMI_PW

LINE_OUT ADAC_5V

LCD Panel Power

VDD33_AO Pin 10mA

IR IN Power

LED Power 3mA

WIFI_VBAT Power (SDIO AC WIFI 800mA)

VDDIO_H Pin

VDDIO_C Pin

AVDD33_USB Pin

VDDIO_X Pin 10mA

AVDD18_USB Pin 20mA

AVDD18_PCIE/HCSL Pin 35mA

VDD18_AO_EFUSE Pin 10mA
(100mA Peak when writing eFuse)

AVDD18_MIPICSI Pin 40mA

AVDD18_SAR/DPLL Pin 25mA

AVDD18_ENET PIN 40mA

AVDD18_HDMI/HPLL PIN 10mA

AVDD18_Audio PIN 10mA

PMOS
WPM3401 (3A)

TESTN VDDCPU_EN

VCC_3.3V

LDO
INPUT2.5V-5.5V
WL2803E18-5(500mA)

FLASH_1.8V(eMMC)

VDDIO_Z Pin

VDDIO_BOOT Pin

VDDIO_Z (Option)

VDDIO_BOOT (Option)

VDDIO_A Pin

eMMC& NAND&SPI Nor VCC Power

LCD VDD Power


Audio VCC_3.3V Power

LDO
INPUT2.5V-5.5V
WL2803E18-5(500mA)

VCC1.8V

MIPIDSI Pin 40mA


CVBS PIN 50mA

			Drawn by: Suo Li	
Title Power tree			Drawn Date: 2019-02-21	
Document W400 DEV BOARD			Checked by: <Checked>	
Date: Thursday, February 21, 2019			Checked Date: checked date	
Sheet 00 of 12				


PAGE INDEX

- 00- Block diagram
- 00- Power tree
- 01- Power
- 02- CPU I/O
- 03- DDR4
- 04- Flash
- 05- Ethernet
- 06- USB & PCIe
- 07- SDIO WIFI
- 08- Panel
- 09- HDMI & CVBS
- 10- Audio

A311D Diagram




DC 12V power supply input




Please check the PCB package

Power switch




VDDCPU_B_EN
TEST_N(High) Set:
Output L= Disable VCC3.3V
Output H= Enable VCC3.3V


12V to VDDAO_3.3V




Design Max: 3A



Note: Select fast power on LDO to make sure VDDAO_1.8V ramps up with VDDAO_3.3V at same time




12V to VCC5V




Design Max: 3A

12V to VDDQ1.2V






Design Max: 2A or 1A

12V to VDD_EE




Design Max: 5A






Design Max: 5A

12V to VDDCPU






Design Max: 6A



Design Max: 6A


		Drawn by:	Suo Li
Title		Draw date:	2019-02-21
Document		Checked by:	<checked>
Date:		Check date:	<checked date>
Sheet		01 of 12	





eMMC/iNAND PCB Decal:169pin balls type(BGA)


VCC = 2.7 ~ 3.6V



Do not route over RFU & VFS pins

iNAND_RST4C1: 1N1F 4C1=NC
Note:
Nand flash: 4C1=NC
eMMC: Reserved 4C1=1nF for esd

4U7B eMMC_FLASH BGA169-iNAND




eMMC V5.1

eMMC NC PIN FOR ALLEGRO


LIB VER:2018-04-27

VDDIO_BOOT	BH21	BOOT_0(EMMC_D0)
BOOT_1(EMMC_D1)	BH9	BOOT_1
BOOT_2(EMMC_D2)	BK11	BOOT_2
BOOT_3(EMMC_D3/NOR_HOLD)	BH13	BOOT_3
BOOT_4(EMMC_D4/NOR_D)	BM15	BOOT_4
BOOT_5(EMMC_D5/NOR_Q)	BH17	BOOT_5
BOOT_6(EMMC_D6/NOR_C)	BK17	BOOT_6
BOOT_7(EMMC_D7/NOR_WP)		
BOOT_8(EMMC_CLK/NAND_WEN_CLK)	BH24R23	BOOT_8
BOOT_9(NAND_ALE)	BF22	BOOT_9
BOOT_10(EMMC_CMD/NAND_CLE)	BB19	BOOT_10
BOOT_11(NAND_CE0)	BD19	BOOT_11
eMMC reset GIPO	BK21	BOOT_12
BOOT_13(EMMC_NAND_DQS)	BM19	BOOT_13
BOOT_14(NAND_RB0/NOR_CS)	BK19	BOOT_14
BOOT_15(NAND_CE1)	BF19	BOOT_15





Power on config

BOOT_4[NAND_D4]: 0= SPI NAND Boot first
BOOT_5[NAND_D5]: 0= USB Boot first
BOOT_6[NAND_D6]: 0= SPI NOR Boot first




Close to branch ponit

SPI Nor flash



Nand (TSOP)

When using daughter, these resistors NC





eMMC/NAND daughter board config

4R21	4R29	4R25	4R24
eMMC	OR	NC	NC
Nand	NC	OR	OR





Drawn by: Su Li
Draw Date: 2019-02-21
Checked by: <Checked>
Rev: V03
Checked Date: <checked date>






File: Flash
Size: A3
Document: W400 DEV BOARD
Rev: V03
Date: Thursday, February 21, 2019
Sheet: 04 of 12





ASTD





U1J
LIB VER:2018-03-15

A28	DVSS	BD22
A46	DVSS	BD25
A5	DVSS	BF10
AB40	DVSS	BF3
AC13	DVSS	BF7
AC17	DVSS	BH1
AC21	DVSS	BH19
AC23	DVSS	BH32
AC25	DVSS	BH36
AC29	DVSS	BH38
AC3	DVSS	BH44
AC42	DVSS	BH5
AE3	DVSS	BH7
AF14	DVSS	BK13
AF18	DVSS	BK15
AF20	DVSS	BK24
AF24	DVSS	BM11
AF30	DVSS	BM23
AG42	DVSS	BM3
AH29	DVSS	BM40
AH32	DVSS	BM46
AH36	DVSS	C1
AH9	DVSS	C13
AK13	DVSS	C36
AK17	DVSS	E19
AK23	DVSS	E24
AK25	DVSS	E32
AK31	DVSS	E40
AK42	DVSS	E42
AK5	DVSS	E46
AN14	DVSS	E7
AN16	DVSS	G13
AN18	DVSS	G42
AN24	DVSS	G5
AN30	DVSS	J25
AN34	DVSS	K11
AP3	DVSS	L19
AP40	DVSS	L25
AT13	DVSS	L3
AT15	DVSS	L31
AT23	DVSS	L34
AT25	DVSS	N11
AT3	DVSS	N3
AT33	DVSS	N44
AU11	DVSS	N7
AU29	DVSS	P18
AU31	DVSS	P20
AV1	DVSS	P22
AW14	DVSS	P30
AW24	DVSS	P34
AW28	DVSS	R1
AW30	DVSS	R15
AY11	DVSS	T11
AY44	DVSS	U15
AY7	DVSS	U17
BB10	DVSS	U21
BB13	DVSS	U23
BB16	DVSS	U33
BB22	DVSS	U42
BB25	DVSS	U5
BB31	DVSS	W42
BB46	DVSS	Y16
BB5	DVSS	Y18
BC7	DVSS	Y22
BD10	DVSS	Y26

Preliminary Symbol

G12A_S905D2
A311D

		Drawn by:	Sh Li
Title Panel I		Draw Date:	2019-02-21
Document W400 DEV BOARD		Checked by:	<Checked>
Date: Thursday, February 21, 2019		Rev	V03
Sheet 08 of 12		Checked Date:	checked date

HDMI output

Type A

LIB VER:2018-04-27

U1D

VDDIO_H

GPIOH_0 (OD5V) (HDMITX_SDA/I2C_EE_M3_SDA)
GPIOH_1 (OD5V) (HDMITX_SCL/I2C_EE_M3_SCL)
GPIOH_2 (OD5V) (HDMITX_HPD_IN/I2C_EE_M1_SDA)
GPIOH_3 (OD5V) (I2C_EE_M1_SCL/AO_CEC_A/AO_CEC_B)
GPIOH_4 (SPDIF_OUT/UART_EE_C_RTS/SPI_B_MOSI)
GPIOH_5 (SPDIF_IN/UART_EE_C_CTS/SPI_B_MISO/PWM_F/TDMB_D3/TDMB_DIN3)
GPIOH_6 (ISO7816_CLK/UART_EE_C_RX/SPI_B_SS0/I2C_EE_M1_SDA)
GPIOH_7 (ISO7816_DATA/UART_EE_C_TX/SPI_B_SCLK/I2C_EE_M1_SCL)
GPIOH_8 (OD5V)

AVDD0V8_HDMI

NC

AVDD18_HDMI

HDMI_CEXT

HDMI_REXT

AVSS_HPLL

HDMITX_CKN

HDMITX_CKP

HDMITX_ON

HDMITX_OP

HDMITX_1N

HDMITX_1P

HDMITX_2N

HDMITX_2P

AVDD18_CVBS

CVBS_COMP

CVBS_VREF

CVBS_RSET

CVBS_IOUT

AVSS_CVBS

AVDD18_AUDIO

LOLP

LOLN

LORP

LORN






REFP

VMID


AVSS_AUDIO

G12A_S905D2
A311D

Short GND pin of REFP/VMID filter caps & AVSS_AUDIO together, then to GND (single point connection)



HDMI (power) Spec.
+4.8V < PVDD5 < +5.3V










Do not delete 9R2 9R1 resistors

		Drawn by: Suo Li	
Document Number HDMI & CVBS		Drawn Date: 2019-02-21	
Title W100 DEV BOARD		Checked by: checked date	
Date: Thursday, February 21, 2019		Sheet 09 of 12	

LIB VER:2018-03-15
Preliminary Symbol

GPIOA_0(MCLK_0)
GPIOA_1(TDMB_SCLK/TDMB_SLV_SCLK)
GPIOA_2(TDMB_FS/TDMB_SLV_FS)
GPIOA_3(TDMB_D0/TDMB_D1)
GPIOA_4(TDMB_D2/TDMB_D3)
GPIOA_5(TDMB_D4/TDMB_D5)
GPIOA_6(TDMB_D6/TDMB_D7)
GPIOA_7(TDMC_D3/TDMC_D4/PDM_DCLK)
GPIOA_8(TDMC_D5/TDMC_D6/PDM_DIN0)
GPIOA_9(TDMC_D7/TDMC_D8/PDM_DIN1)
GPIOA_10(TDMC_D9/TDMC_D10/SPDIF_IN)
GPIOA_11(MCLK_1/SPDIF_OUT)
GPIOA_12(TDMC_SCLK/TDMC_SLV_SCLK/SPDIF_IN)
GPIOA_13(TDMC_FS/TDMC_SLV_FS/SPDIF_OUT)
GPIOA_14(WORLD_SYNC/NC_EE_M3_SDA)
GPIOA_15(R_REMOTE_IN/NC_EE_M3_SCL)



AD82584F:10R18 0R,10R6 10K
10C24,10C12,10R12,10C26,10C25,
10C35,10C19,10R4,10R14,10R7,
10C32,10C19,10C31,10C32,10R17,
10C27,10C30 NC

TAS5707:10R18/10R6 NC
10C24,10C12,10R12,10C26,10C25,
10C35,10C19,10R4,10R14,10R7,
10C32,10C19,10C31,10C32,10R17,
10C27,10C30 Soder

