







ISO6740, ISO6741, ISO6742 SLLSFJ6G - DECEMBER 2019 - REVISED FEBRUARY 2023

ISO674x General-Purpose Reinforced Quad-Channel Digital Isolators with Robust **EMC**

1 Features

- Functional Safety-Capable
 - Documentation available to aid functional safety system design: ISO6740, ISO6741, ISO6742
- 50 Mbps data rate
- Robust isolation barrier:
 - High lifetime at 1500 V_{RMS} working voltage
 - Up to 5000 V_{RMS} isolation rating
 - Up to 10 kV surge capability
 - ±150 kV/µs typical CMTI
- Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
- 1.71 V to 5.5 V level translation
- Default output high (ISO674x) and low (ISO674xF)
- Wide temperature range: -40°C to 125°C
- 1.6 mA per channel typical at 1 Mbps
- Low propagation delay: 11 ns typical
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Low emissions
- Wide-SOIC (DW-16) Package
- Safety-Related Certifications:
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 62368-1, IEC 61010-1, IEC 60601-1
 - GB 4943.1

2 Applications

- Power supplies
- Grid, Electricity meter
- Motor drives
- Factory automation
- **Building automation**
- Lighting
- **Appliances**

3 Description


The ISO674x devices are high-performance, quadchannel digital isolators ideal for cost-sensitive applications requiring up to 5000 $V_{\mbox{\scriptsize RMS}}$ isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO674x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI's double capacitive silicon dioxide (SiO₂) insulation barrier. These devices come with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications. The ISO6740 device has all four channels in the same direction, ISO6741 device has three forward and one reverse-direction channels, and ISO6742 device has two forward and two reversedirection channels. In the event of input power or signal loss, the default output is high for devices without suffix F and low for devices with suffix F. See Device Functional Modes section for further details.

Device Information

PART N	JMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
ISO6740, ISO	6740F	SOIC (DW)	10.30 mm × 7.50 mm
ISO6741, ISO	6741F		
ISO6742, ISO	6742F		

For all available packages, see the orderable addendum at the end of the data sheet.



V_{CCI}=Input supply, V_{CCO}=Output supply GNDI=Input ground, GNDO=Output ground

Simplified Schematic



Table of Contents

1 Features1	7.21 Insulation Characteristics Curves	. 24
2 Applications 1	7.22 Typical Characteristics	25
3 Description1	8 Parameter Measurement Information	
4 Revision History2	9 Detailed Description	29
5 Description Continued4	9.1 Overview	29
6 Pin Configuration and Functions5	9.2 Functional Block Diagram	. 29
7 Specifications7	9.3 Feature Description	30
7.1 Absolute Maximum Ratings7	9.4 Device Functional Modes	31
7.2 ESD Ratings	10 Application and Implementation	. 32
7.3 Recommended Operating Conditions8	10.1 Application Information	. 32
7.4 Thermal Information9	10.2 Typical Application	. 32
7.5 Power Ratings9	11 Power Supply Recommendations	36
7.6 Insulation Specifications10	12 Layout	37
7.7 Safety-Related Certifications11	12.1 Layout Guidelines	. 37
7.8 Safety Limiting Values11	12.2 Layout Example	
7.9 Electrical Characteristics—5-V Supply	13 Device and Documentation Support	
7.10 Supply Current Characteristics—5-V Supply13	13.1 Documentation Support	. 39
7.11 Electrical Characteristics—3.3-V Supply14	13.2 Receiving Notification of Documentation Updates.	39
7.12 Supply Current Characteristics—3.3-V Supply 15	13.3 Support Resources	
7.13 Electrical Characteristics—2.5-V Supply 16	13.4 Trademarks	
7.14 Supply Current Characteristics—2.5-V Supply 17	13.5 Electrostatic Discharge Caution	
7.15 Electrical Characteristics—1.8-V Supply 18	13.6 Glossary	39
7.16 Supply Current Characteristics—1.8-V Supply19	14 Mechanical, Packaging, and Orderable	
7.17 Switching Characteristics—5-V Supply20	Information	
7.18 Switching Characteristics—3.3-V Supply21	14.1 Package Option Addendum	
7.19 Switching Characteristics—2.5-V Supply22	14.2 Tape and Reel Information	41
7.20 Switching Characteristics—1.8-V Supply23		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision F (May 2022) to Revision G (February 2023)	Page
•	Changed standard name from "DIN V VDE V 0884-11:2017-01" to "DIN EN IEC 60747-17 (VDE 0884	
	throughout the document	
	Removed references to standard IEC/EN/CSA 60950-1 throughout the document	
•	Removed standard revision and year references from all standard names thoughout the document	
•	Added Maximum impulse voltage V _{IMP} specification per DIN EN IEC 60747-17 (VDE 0884-17)	10
•	Changed test conditions and values of Maximum surge isolation voltage (V _{IOSM}) specification per DIN 60747-17 (VDE 0884-17)	
•	Clarified method b test conditions of Apparent charge (q _{PD})	10
	Changed maximum surge isolation voltage from 6250 V _{PK} to 10000 V _{PK}	
•	Changed working voltage lifetime margin from 87.5% to 50%, minimum required insulation lifetime fro years to 30 years, and insulation lifetime per TDDB from 135 years to 36 years per DIN EN IEC 60747 (VDE 0884-17)	m 37.5 7-17
•	Changed Figure 10-8 per DIN EN IEC 60747-17 (VDE 0884-17)	
CI	hanges from Revision E (June 2021) to Revision F (May 2022)	Page
•	Updated CMTI typical to 150 kV/us and minimum to 100 kV/us	<mark>7</mark>
CI	hanges from Revision D (March 2021) to Revision E (June 2021)	Page
•	Updated high lifetime working voltage	<u>_</u>
	Insulation Specifications table 7.6 has been updated with VIOWM 1500Vrms. VIORM at 2121Vpk	



www.ti.com

Updated Safety-Related Certification table		7
 Updated switching characteristics tables with test condition 		
loss" line item		7
 Switched the labels for V_{CC1} falling and V_{CC2} rising in the g 		0.5
Threshold vs Free-Air Temperature		
Updated Typical Application diagram to reflect 5.5Viso		
Updated Insulation Lifetime Projection Data image		
Updated SN6505A reference with SN6505B in <i>Power Sup</i>	Ny Recommendations	.36
Changes from Revision C (January 2021) to Revision D (M	arch 2021) Pa	age
Added ISO6742 data under Specifications		7
Changes from Revision B (December 2020) to Revision C	(January 2021) Pa	age
Added ISO674x to data sheet.	· · · · · · · · · · · · · · · · · · ·	
Changes from Revision A (October 2020) to Revision B (D	ecember 2020) Pa	age
Updated device status to Production Data		1
Changes from Revision * (August 2020) to Revision A (Oc	tober 2020) Pa	age
Pre-RTM adjustments	•	



5 Description Continued

Used in conjunction with isolated power supplies, the ISO674x devices help prevent noise currents on data buses, such as UART, SPI, RS-485, RS-232, and CAN from damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO674x devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO674x family of devices is available in a 16-pin SOIC wide-body (DW) package and is a pin-to-pin upgrade to the older generations.



6 Pin Configuration and Functions




Figure 6-1. ISO6740 DW Package 16-Pin SOIC-WB Top View




Figure 6-2. ISO6741 DW Package 16-Pin SOIC-WB Top View




Figure 6-3. ISO6742 DW Package 16-Pin SOIC-WB Top View



Table 6-1. Pin Functions

	Table 6-1. First discions							
		PIN		1/0	DESCRIPTION			
NAME	ISO6740	ISO6741	ISO6742] "0	DESCRIPTION			
EN1	-	7	7	1	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.			
EN2	10	10	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.			
GND1	2, 8	2,8	2,8	_	Ground connection for V _{CC1}			
GND2	9, 15	9,15	9,15	_	Ground connection for V _{CC2}			
INA	3	3	3	1	Input, channel A			
INB	4	4	4	1	Input, channel B			
INC	5	5	12	1	Input, channel C			
IND	6	11	11	ı	Input, channel D			
NC	7	-	-		Not connected			
OUTA	14	14	14	0	Output, channel A			
OUTB	13	13	13	0	Output, channel B			
OUTC	12	12	5	0	Output, channel C			
OUTD	11	6	6	0	Output, channel D			
V _{CC1}	1	1	1	_	Power supply, side 1			
V _{CC2}	16	16	16	_	Power supply, side 2			



7 Specifications

Updated switching characteristics tables with test conditions for "Default output delay time from input power loss" line item

7.1 Absolute Maximum Ratings

See(1)

		MIN	MAX	UNIT
Supply voltage ((2))	V _{CC1} to GND1	-0.5	6	V
Supply voltage ""	V _{CC2} to GND2	-0.5	6	V
Input/Output	INx to GNDx	-0.5	V _{CCX} + 0.5 ((3))	V
Voltage	OUTx to GNDx	-0.5	V _{CCX} + 0.5 ((3))	V
Output current	lo	-15	15	mA
Tomporatura	Operating junction temperature, T _J		150	°C
Temperature	Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ⁽³⁾ (4)	±8000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC1} (1)	Supply Voltage Side 1	$V_{CC} = 1.8 \text{ V}^{((3))}$	1.71		1.89	V
V _{CC1} (1)	Supply Voltage Side 1	$V_{CC} = 2.5 \text{ V to 5 V}^{((3))}$	2.25		5.5	V
V _{CC2} (1)	Supply Voltage Side 2	$V_{CC} = 1.8 \text{ V}^{((3))}$	1.71		1.89	V
V _{CC2} (1)	Supply Voltage Side 2	$V_{CC} = 2.5 \text{ V to 5 V}^{((3))}$	2.25		5.5	V
Vcc (UVLO+)	UVLO threshold when supply	voltage is rising		1.53	1.71	V
Vcc (UVLO-)	UVLO threshold when supply voltage is falling		1.1	1.41		V
Vhys (UVLO)	Supply voltage UVLO hysteresis		0.08	0.13		V
V _{IH}	High level Input voltage		0.7 x V _{CCI} ((2))		V _{CCI}	V
V _{IL}	Low level Input voltage		0		0.3 x V _{CCI}	V
	High level output current	$V_{CCO} = 5 V^{((2))}$	-4			mA
		V _{CCO} = 3.3 V	-2			mA
ОН		V _{CCO} = 2.5 V	-1			mA
		V _{CCO} = 1.8 V	-1			mA
		V _{CCO} = 5 V			4	mA
	Low lovel output ourrent	V _{CCO} = 3.3 V			2	mA
I _{OL}	Low level output current	V _{CCO} = 2.5 V			1	mA
		V _{CCO} = 1.8 V			1	mA
OR	Data Rate		0		50	Mbps
ΓΑ	Ambient temperature		-40	25	125	°C

 ⁽¹⁾ V_{CC1} and V_{CC2} can be set independent of one another
 (2) V_{CC1} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}
 (3) The channel outputs are in undetermined state when 1.89 V < V_{CC1}, V_{CC2} < 2.25 V and 1.05 V < V_{CC1}, V_{CC2} < 1.71 V



7.4 Thermal Information

		ISO674x	
	THERMAL METRIC((1))	DW (SOIC)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	73	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	36.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ISO6740							
P_D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _J =			130.9	mW	
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			33	mW	
P _{D2}	Maximum power dissipation (side-2)	square wave			97.9	mW	
ISO6741	S06741						
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _J =			134.9	mW	
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			50.8	mW	
P _{D2}	Maximum power dissipation (side-2)	square wave			84.1	mW	
ISO6742			,				
P_D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _J =			137.5	mW	
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			68.75	mW	
P _{D2}	Maximum power dissipation (side-2)	square wave			68.75	mW	



7.6 Insulation Specifications

DADAMETED		TEST COURTIONS	VALUE		
	PARAMETER	TEST CONDITIONS	DW-16	UNIT	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	um	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V	
	Material group	According to IEC 60664-1	I		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV		
	Overvoltage category per IEC 00004-1	Rated mains voltage ≤ 1000 V _{RMS}	1-111]	
DIN EN	IEC 60747-17 (VDE 0884-17) ((2))				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V _{PK}	
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test; See Figure 10-8	1500	V _{RMS}	
		DC voltage	2121	V _{DC}	
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \text{ x } V_{IOTM}$, t = 1 s (100% production)	7071	V _{PK}	
V _{IMP}	Maximum impulse voltage ⁽⁽³⁾⁾	Tested in air, 1.2/50-us waveform per IEC 62368-1	7692	V _{PK}	
V _{IOSM}	Maximum surge isolation voltage ⁽⁽⁴⁾⁾	V _{IOSM} ≥ 1.3 x V _{IMP} ; Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V _{PK}	
		Method a, After Input-output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.2 \text{ x } V_{IORM}$, $t_m = 10 \text{ s}$	≤5		
q _{pd}	Apparent charge ⁽⁽⁵⁾⁾	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.6 \text{ x } V_{IORM}$, $t_m = 10 \text{ s}$	≤5	pC	
		Method b: At routine test (100% production) and preconditioning (type test); $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}, t_{\text{ini}} = 1 \text{ s}; \\ V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}, t_{\text{m}} = 1 \text{ s (method b1) or } \\ V_{\text{pd(m)}} = V_{\text{ini}}, t_{\text{m}} = t_{\text{ini}} \text{ (method b2)}$	≤5		
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	$V_{IO} = 0.4 \text{ x sin } (2\pi \text{ft}), \text{ f} = 1 \text{ MHz}$	~1	pF	
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²		
R_{IO}	Isolation resistance ⁽⁶⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	>10 ¹¹	Ω	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577					
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$, t = 1 s (100% production)	5000	V _{RMS}	

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device.

7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1, IEC 61010-1 and IEC 60601	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 61010-1 and EN 62368-1
Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 2121 V _{PK} ; Maximum surge isolation voltage, 10000 V _{PK}	5000 V _{RMS} insulation per CSA 62368-1, IEC 62368-1, CSA 61010-1 and IEC 61010-1, 1000 V _{RMS} basic and 600 V _{RMS} reinforced working voltage (pollution degree 2, material group I); 5000 V _{RMS} insulation per CSA 60601-1 and IEC 60601-1, 2 MOPP for 250 V _{RMS}	Single protection, 5000 V _{RMS}	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage	5000 V _{RMS} reinforced insulation per EN 61010-1 and EN 62368-1 up to working voltage of 600 V _{RMS} and EN 60950- 1 up to working voltage of 800 V _{RMS}
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC21001304083	Client ID number: 077311

7.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 F	PACKAGE					
Is		R _{0JA} =73°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C			311.4	mA
		R _{0JA} = 73°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C			475.7	A
	Safety input, output, or supply current	R _{θJA} = 73°C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C			622	mA
		R _{θJA} = 73°C/W, V _I = 1.89 V, T _J = 150°C, T _A = 25°C			905.1	mA
Ps	Safety input, output, or total power	R _{0JA} = 73°C/W, T _J = 150°C, T _A = 25°C			1712.4	mW
T _S	Maximum safety temperature				150	°C

⁽¹⁾ The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature. T_A

exceeded. These limits vary with the ambient temperature, T_A . The junction-to-air thermal resistance, $R_{\theta JA}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



7.9 Electrical Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA; See Figure 8-1	V _{CCO} - 0.4 ((1))			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; See Figure 8-1			0.4	V
V _{IT+(IN)}	Rising input switching threshold			0.7	x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			28	uA
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-28			uA
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0 V, $V_{CM} = 1200$ V; See Figure 8-4	100	150		kV/us
Ci	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 5 \text{ V}$		2.8		pF

 $[\]begin{array}{ll} \text{(1)} & \text{V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}} \\ \text{(2)} & \text{Measured from input pin to same side ground.} \\ \end{array}$



7.10 Supply Current Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN TYF	MAX	UNIT
ISO6740						
	$V_I = V_{CC1} ((1)) (ISO6740); V_I = 0 V (IS$	O6740 with F	I _{CC1}	1.6	3 2.2	
Supply current - DC signal	suffix)		I _{CC2}	2.1	3.4	
((2))	V _I = 0 V (ISO6740); V _I = V _{CC1} (ISO6	740 with F suffix)	I _{CC1}	5.8	8	
	V = 0 V (1300740), V = VCC1 (1300	740 Will T Sullix)	I _{CC2}	2.3	3.7	
		1 Mbps	I _{CC1}	3.7	5.1	mA
		1 Mbps	I _{CC2}	2.4	3.8	111/1
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.8	5.3	
((3))	wave clock input; C _L = 15 pF	10 Mbps	I _{CC2}	4.8	6.4	
		50 Mbps	I _{CC1}	4.4	6	
			I _{CC2}	15	17.8	
ISO6741						
Supply current - DC signal		$V_I = V_{CCI}$ ((1))(ISO6741); $V_I = 0$ V (ISO6741 with F		1.9	2.8	
	suffix)		I _{CC2}	2.2	2 3.5	
	$V_I = 0 \text{ V (ISO6741)}; V_I = V_{CCI} (ISO6741 \text{ with F suffix)}$		I _{CC1}	5.1	7.2	
			I _{CC2}	3.4	5.1	
		1 Mbps	I _{CC1}	3.6	5.1	mA
			I _{CC2}	3	3 4.5	11171
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	4.2	5.8	
((3))	wave clock input; C _L = 15 pF	10 Misps	I _{CC2}	4.8	6.5	
		50 Mbps	I _{CC1}	7.3	9.3	
		oo wapa	I _{CC2}	12.6	15.3	ı
ISO6742						
Supply current - DC signal ((2))	$V_{I} = V_{CCI}$ ((1))(ISO6742); $V_{I} = 0$ V (ISO6742 with F suffix)		I _{CC1} , I _{CC2}	2.2	2 3.3	
Signal " "	$V_{I} = 0 \text{ V} \text{ (ISO6742)}; V_{I} = V_{CCI} \text{ (ISO6742)}$	V _I = 0 V (ISO6742); V _I = V _{CCI} (ISO6742 with F suffix)		4.4	6.3	
		1 Mbps	I _{CC1,} I _{CC2}	3.4	5	mA
Supply current - AC signal ((3))	All channels switching with square wave clock input; C ₁ = 15 pF	10 Mbps	I _{CC1,} I _{CC2}	4.7	6.4	
		50 Mbps	I _{CC1,} I _{CC2}	10.2	12.5	

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}
 (2) Supply current valid for ENx = V_{CCx} and ENx = 0V
 (3) Supply current valid for ENx = V_{CCx}



7.11 Electrical Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -2mA; See Figure 8-1	V _{CCO} - 0.2 ((1))			V
V_{OL}	Low-level output voltage	I _{OL} = 2mA; See Figure 8-1			0.2	V
V _{IT+(IN)}	Rising input switching threshold				0.7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			30	uA
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-30			uA
CMTI	Common mode transient immunity	V _I = V _{CC} or 0 V, V _{CM} = 1200 V; See Figure 8-4	100	150		kV/us
Ci	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 3.3 \text{ V}$		2.8		pF

 $[\]begin{array}{ll} \text{(1)} & \text{V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}} \\ \text{(2)} & \text{Measured from input pin to same side ground.} \\ \end{array}$



7.12 Supply Current Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN TYP	MAX	UNIT	
ISO6740							
	$V_I = V_{CC1}$ ((1))(ISO6740); $V_I = 0 \text{ V}$ (IS	SO6740 with F	I _{CC1}	1.6	2.2		
Supply current - DC	suffix)		I _{CC2}	2.1	3.3	İ	
signal ((2))	V _I = 0 V (ISO6740); V _I = V _{CC1} (ISO6	740 with E suffix)	I _{CC1}	5.7	8	Ì	
	V = 0 V (1300740), V = V _{CC1} (1300	740 Will P Sullix)	I _{CC2}	2.3	3.6	Ì	
		1 Mbps	I _{CC1}	3.7	5.1	mA	
		1 Wibps	I _{CC2}	2.4	3.7	1117	
Supply current - AC	All channels switching with square	10 Mbps	I _{CC1}	3.8	5.2	İ	
signal ((3))	wave clock input; C _L = 15 pF	10 Mbps	I _{CC2}	4	5.6	İ	
		50 Mbps	I _{CC1}	4.2	5.7	İ	
			I _{CC2}	11.2	13.8		
ISO6741		•					
Supply current - DC signal	$V_I = V_{CCI}$ ((1))(ISO6741); $V_I = 0$ V (ISO6741 with F suffix)		I _{CC1}	1.9	2.7		
			I _{CC2}	2.2	3.4		
	$V_{I} = 0 \text{ V (ISO6741)}; V_{I} = V_{CCI} \text{ (ISO6741 with F suffix)}$		I _{CC1}	5	7.1		
			I _{CC2}	3.4	5.1		
		1 Mbps	I _{CC1}	3.5	5	mA	
			I _{CC2}	2.9	4.4	11174	
Supply current - AC signal	All channels switching with square	40 Mb	I _{CC1}	4	5.5		
((2))	wave clock input; C _L = 15 pF	10 Mbps	I _{CC2}	4.2	5.8	İ	
		50 Mbps	I _{CC1}	6.1	8	İ	
		50 Mbps	I _{CC2}	9.7	12.1	İ	
ISO6742							
Supply current - DC	$V_1 = V_{CCI}$ ((1))(ISO6742); $V_1 = 0$ V (ISO6742 with F suffix)		I _{CC1} , I _{CC2}	2.2	3.3		
signal ((2))	V _I = 0 V (ISO6742); V _I = V _{CCI} (ISO6742 with F suffix)		I _{CC1} , I _{CC2}	4.4	6.3	1 -	
		1 Mbps	I _{CC1,} I _{CC2}	3.4	4.9	mA	
Supply current - AC signal ((3))	All channels switching with square	10 Mbps	I _{CC1,} I _{CC2}	4.2	5.9		
oigilai ···	mare stock input, of the bi	50 Mbps	I _{CC1,} I _{CC2}	8.2	10.3	1	

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}
 (2) Supply current valid for ENx = V_{CCx} and ENx = 0V
 (3) Supply current valid for ENx = V_{CCx}



7.13 Electrical Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1mA; See Figure 8-1	V _{CCO} - 0.1 ((1))			V
V_{OL}	Low-level output voltage	I _{OL} = 1mA; See Figure 8-1			0.1	V
V _{IT+(IN)}	Rising input switching threshold				0.7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			30	uA
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-30			uA
CMTI	Common mode transient immunity	V _I = V _{CC} or 0 V, V _{CM} = 1200 V; See Figure 8-4	100	150		kV/us
Ci	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 2.5 \text{ V}$		2.8		pF

 $[\]begin{array}{ll} \text{(1)} & \text{V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}} \\ \text{(2)} & \text{Measured from input pin to same side ground.} \\ \end{array}$



7.14 Supply Current Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
ISO6740						'	
	$V_I = V_{CC1}$ ((1))(ISO6740); $V_I = 0$ V (IS	O6740 with F	I _{CC1}		1.6	2.2	
Supply current - DC signal	suffix)		I _{CC2}		2.1	3.3	
((2))	V _I = 0 V (ISO6740); V _I = V _{CC1} (ISO6	740 with F suffix)	I _{CC1}		5.7	7.9	
	V = 0 V (1300740), V = V661 (1300	740 Will T Sullix)	I _{CC2}		2.3	3.6	
		1 Mbps	I _{CC1}		3.7	5.1	mA
		Тибрэ	I _{CC2}		2.3	3.6	ША
Supply current - AC	All channels switching with square	10 Mbps	I _{CC1}		3.7	5.1	
signal ((3))	wave clock input; C _L = 15 pF	то мира	I _{CC2}		3.5	5.1	
		50 Mbps	I _{CC1}		4.1	5.6	
			I _{CC2}		9	11.2	
ISO6741							
Supply current - DC signal	$V_I = V_{CCI}$ ((1))(ISO6741); $V_I = 0$ V (ISO6741 with F suffix)		I _{CC1}		1.9	2.7	
			I _{CC2}		2.2	3.4	
	V _I = 0 V (ISO6741); V _I = V _{CCI} (ISO6741 with F suffix)		I _{CC1}		5	7.1	
			I _{CC2}		3.4	5.1	
		1 Mbps	I _{CC1}		3.5	5	mA
			I _{CC2}		2.9	4.4	1117 (
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}		3.9	5.4	
((3))	wave clock input; C _L = 15 pF	10 Mbps	I _{CC2}		3.8	5.4	
		50 Mbps	I _{CC1}		5.5	7.2	
		30 Mbps	I _{CC2}		8.1	10.2	
ISO6742							
Supply current - DC signal	$V_I = V_{CCI}$ ((1))(ISO6742); $V_I = 0$ V (ISO6742 with F suffix)		I _{CC1} , I _{CC2}		2.2	3.3	
W //	V _I = 0 V (ISO6742); V _I = V _{CCI} (ISO6742 with F suffix)		I _{CC1} , I _{CC2}		4.3	6.3	
		1 Mbps	I _{CC1,} I _{CC2}		3.3	4.8	mA
Supply current - AC signal ((3))	All channels switching with square wave clock input; C ₁ = 15 pF	10 Mbps	I _{CC1,} I _{CC2}		4	5.6	
	5.30k mpat, 0[10 pi	50 Mbps	I _{CC1,} I _{CC2}		7	9	

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}
 (2) Supply current valid for ENx = V_{CCx} and ENx = 0V
 (3) Supply current valid for ENx = V_{CCx}



7.15 Electrical Characteristics—1.8-V Supply

V_{CC1} = V_{CC2} = 1.8 V ±5% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1mA; See Figure 8-1	V _{CCO} - 0.1		V
V _{OL}	Low-level output voltage	I _{OL} = 1mA; See Figure 8-1		0.	ı v
V _{IT+(IN)}	Rising input switching threshold			0.7 x V _{CCI} ⁽¹) V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}		V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx		10) μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10		μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx		30	μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-30		μA
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0 V, $V_{CM} = 1200$ V; See Figure 8-4	100	150	kV/us
Ci	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 1.8 \text{ V}$		2.8	pF

 $[\]begin{array}{ll} \text{(1)} & \text{V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}} \\ \text{(2)} & \text{Measured from input pin to same side ground.} \\ \end{array}$

7.16 Supply Current Characteristics—1.8-V Supply

V_{CC1} = V_{CC2} = 1.8 V ±5% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN T	YP MAX	UNIT
ISO6740						
	$V_I = V_{CC1}$ ((1))(ISO6740); $V_I = 0 V$ (IS	O6740 with F	I _{CC1}	•	1.2 1.8	
Supply current - DC	suffix)		I _{CC2}		2 3.4	
signal ((2))	V _I = 0 V (ISO6740); V _I = V _{CC1} (ISO6	740 with F suffix)	I _{CC1}	Į	5.1 7.6	
	V = 0 V (1300740), V = VCC1 (1300	740 Will T Sullix)	I _{CC2}	2	2.2 3.7	
		1 Mbps	I _{CC1}	(3.1 4.7	mA
		1 Mbps	I _{CC2}	2	2.2 3.7	
Supply current - AC	All channels switching with square	10 Mbps	I _{CC1}		3.2 4.8	
signal ((3))	wave clock input; C _L = 15 pF	10 Mibps	I _{CC2}		3.1 4.6	
		50 Mbps	I _{CC1}	(3.4 5.1	
			I _{CC2}		7 8.9	
ISO6741						
Supply current - DC signal	$V_I = V_{CCI}$ ((1))(ISO6741); $V_I = 0$ V (ISO6741 with F suffix)		I _{CC1}		1.5 2.4	
			I _{CC2}		2 3.4	
	V _I = 0 V (ISO6741); V _I = V _{CCI} (ISO6741 with F suffix)		I _{CC1}	4	4.5 6.9	
			I _{CC2}	(3.2 5	
		1 Mbps	I _{CC1}	(3.1 4.7	mA
			I _{CC2}	2	2.7 4.3	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	(3.3 5	
((3))	wave clock input; C _L = 15 pF	10 MDP3	I _{CC2}	(3.4 5	
		50 Mbps	I _{CC1}	4	4.5 6.3	
		30 MDP3	I _{CC2}	(6.4 8.3	
ISO6742						
Supply current - DC signal ((2))	$V_{I} = V_{CCI}$ ((1))(ISO6742); $V_{I} = 0$ V (ISO6742 with F suffix)		I _{CC1} , I _{CC2}		1.9 3.1	
oignal " "	V _I = 0 V (ISO6742); V _I = V _{CCI} (ISO67	742 with F suffix)	I _{CC1} , I _{CC2}		4 6.1	
		1 Mbps	I _{CC1} , I _{CC2}		3 4.7	mA
Supply current - AC signal ((3))	All channels switching with square wave clock input; C ₁ = 15 pF	10 Mbps	I _{CC1} , I _{CC2}	;	3.5 5.2	
	, 5 5.550pa., 5L	50 Mbps	I _{CC1,} I _{CC2}	Į.	5.6 7.6]

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}
 (2) Supply current valid for ENx = V_{CCx} and ENx = 0V
 (3) Supply current valid for ENx = V_{CCx}



7.17 Switching Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	@100kbps		11	18	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 8-1		0.2	7	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			6	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				6	ns
t _r	Output signal rise time	Con Figure 0.4		2.6	4.5	ns
t _f	Output signal fall time	See Figure 8-1		2.6	4.5	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			18.6	25.8	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			18.6	25.8	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		14.2	21.1	ns
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO674x			14.2	21.1	ns
t _{PU}	Time from UVLO to valid output data				300	us
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 50 Mbps		1		ns

⁽¹⁾ Also known as pulse skew.

Submit Document Feedback

⁽²⁾ t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



7.18 Switching Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	@100kbps		11	18	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 8-1		0.5	7	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			6	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				7	ns
t _r	Output signal rise time	See Figure 9.4		1.6	3.2	ns
t _f	Output signal fall time	See Figure 8-1		1.6	3.2	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			23.2	34.4	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			23.2	34.4	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		16.6	23	ns
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO674x			16.6	23	ns
t _{PU}	Time from UVLO to valid output data				300	us
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 50 Mbps		1		ns

⁽¹⁾ Also known as pulse skew.

⁽²⁾ $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



7.19 Switching Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	@100kbps		12	20.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 8-1		0.6	7.1	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			6	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				7	ns
t _r	Output signal rise time	See Figure 9.4		2	4	ns
t _f	Output signal fall time	See Figure 8-1		2	4	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			28.1	43	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			28.1	43	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		20.4	36.3	ns
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO674x			20.4	36.3	ns
t _{PU}	Time from UVLO to valid output data				300	us
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 50 Mbps		1		ns

⁽¹⁾ Also known as pulse skew.

Submit Document Feedback

⁽²⁾ $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



7.20 Switching Characteristics—1.8-V Supply

V_{CC1} = V_{CC2} = 1.8 V ±5% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	@100kbps		15	24	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 8-1		0.7	8.2	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			6	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				8.8	ns
t _r	Output signal rise time	Coo Figure 9.4		2.7	5.3	ns
t _f	Output signal fall time	See Figure 8-1		2.7	5.3	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			40.3	63	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			40.3	63	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		30	51.4	ns
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO674x			30	51.4	ns
t _{PU}	Time from UVLO to valid output data				300	us
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 50 Mbps		1		ns

⁽¹⁾ Also known as pulse skew.

⁽²⁾ $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.21 Insulation Characteristics Curves




Figure 7-1. Thermal Derating Curve for Safety Limiting Current for DW-16 Package





Figure 7-2. Thermal Derating Curve for Safety Limiting Power for DW-16 Package



7.22 Typical Characteristics








Figure 7-11. Power Supply Undervoltage Threshold vs Free-Air Temperature





Figure 7-12. Propagation Delay Time vs Free-Air Temperature




8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3ns, $Z_O =$ 50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms




Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 n
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.


Figure 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform





- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 8-4. Common-Mode Transient Immunity Test Circuit




9 Detailed Description

9.1 Overview

The ISO674x family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO674x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 9-1, shows a functional block diagram of a typical channel.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 9-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 9-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 9-2. On-Off Keying (OOK) Based Modulation Scheme



9.3 Feature Description

Table 9-1 provides an overview of the device features.

Table 9-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION(1)
ISO6740	4 Forward, 0 Reverse	50 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO6740F	4 Forward, 0 Reverse	50 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO6741	3 Forward, 1 Reverse	50 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO6741F	3 Forward, 1 Reverse	50 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO6742	2 Forward, 2 Reverse	50 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO6742F	2 Forward, 2 Reverse	50 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}

⁽¹⁾ See Safety-Related Certifications for detailed isolation ratings.

9.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO674x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



9.4 Device Functional Modes

Table 9-2 lists the functional modes for the ISO674x devices.

Table 9-2. Function Table

Table 3-2. I disction Table						
V _{CCI} ⁽¹⁾	V _{cco}	INPUT (INx) ⁽³⁾	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS	
	5	Н	H or open	Н	Normal Operation: A channel output assumes the logic state of its	
		L	H or open	L	input.	
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO674x and <i>Low</i> for ISO674x with F suffix.	
Х	PU	х	L	Z	A low value of output enable causes the outputs to be high-impedance.	
PD	PU	×	H or open	Default	Default mode: When $V_{\rm CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is High for ISO674x and Low for ISO674x with F suffix. When $V_{\rm CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\rm CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.	
Х	PD	х	х	Undetermined	When $V_{\rm CCO}$ is unpowered, a channel output is undetermined ⁽²⁾ . When $V_{\rm CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input.	

- V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} ; PU = Powered up ($V_{CC} \ge 1.71 \text{ V}$); PD = Powered down ($V_{CC} \le 1.05 \text{ V}$); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance
- The outputs are in undetermined state when 1.89 V < V_{CCI} , V_{CCO} < 2.25 V and 1.05 V < V_{CCI} , V_{CCO} < 1.71 V A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output

9.4.1 Device I/O Schematics




Figure 9-3. Device I/O Schematics

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The ISO674x devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications. The ISO674x devices use single-ended CMOS-logic switching technology. The supply voltage range is from 1.71 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within recommended operating conditions. As an example, it is possible to supply ISO674x V_{CC1} with 3.3 V (which is within 1.71 V to 5.5 V) and V_{CC2} with 5V (which is also within 1.71 V to 5.5 V). You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

10.2 Typical Application

Figure 10-1 shows the isolated serial peripheral interface (SPI).




Figure 10-1. Isolated SPI for an Analog Input Module With 16 Inputs



10.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 10-1.

Table 10-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V _{CC1} and V _{CC2}	1.71 V to 1.89 V and 2.25 V to 5.5 V
Decoupling capacitor between V _{CC1} and GND1	0.1 μF
Decoupling capacitor from V _{CC2} and GND2	0.1 μF

10.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO674x family of devices only require two external bypass capacitors to operate.




Figure 10-2. Typical ISO674x Circuit Hook-up

10.2.3 Application Curve

The following typical eye diagrams of the ISO674x family of devices indicates low jitter and wide open eye at the maximum data rate of 50 Mbps.




Figure 10-3. Eye Diagram at 50 Mbps PRBS $2^{16} - 1$, Figure 10-4. Eye Diagram at 50 Mbps PRBS $2^{16} - 1$, 5 V and 25° C 3.3 V and 25° C





Figure 10-5. Eye Diagram at 50 Mbps PRBS $2^{16} - 1$, Figure 10-6. Eye Diagram at 50 Mbps PRBS $2^{16} - 1$, 2.5 V and 25°C 1.8 V and 25°C

10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 10-7 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

Figure 10-8 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V_{RMS} with a lifetime of 36 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 package is specified upto 1500 V_{RMS} . At the lower working voltages, the corresponding insulation lifetime is much longer than 36 years.





Oven at 150 °C

Figure 10-7. Test Setup for Insulation Lifetime Measurement




Figure 10-8. Insulation Lifetime Projection Data



11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- μ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' SN6501 or SN6505B. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505B-Q1 Low-noise, 1-A Transformer Drivers for Isolated Power Supplies.



12 Layout

12.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see Figure 12-2). Layer stacking for a four layer board should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.

12.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.



12.2 Layout Example




Figure 12-1. Layout Example




Figure 12-2. Layout Example Schematic



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

- · Texas Instruments, Digital Isolator Design Guide
- · Texas Instruments, Digital Isolator Design Guide
- · Texas Instruments, Isolation Glossary
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems application report
- Texas Instruments, ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs data sheet
- Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops data sheet
- Texas Instruments, MSP430G2132Mixed Signal Microcontroller data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, TPS76333Low-Power 150-mA Low-Dropout Linear Regulators data sheet

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



14.1 Package Option Addendum


Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
ISO6740DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6740
ISO6740FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6740F
ISO6741DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6741
ISO6741FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6741F
ISO6742DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6742
ISO6742FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6742F

Submit Document Feedback 40 Copyright © 2023 Texas Instruments Incorporated




14.2 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO W Cavity A0


	A0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
Г	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO6740DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6740FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6740DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6740FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742FDWR	SOIC	DW	16	2000	367.0	367.0	45.0




DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.




14.2 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO BO Cavity A0


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
РІ	Pilch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO6740DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6740FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6740DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6740FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742FDWR	SOIC	DW	16	2000	367.0	367.0	45.0


DW0016B





PACKAGE OUTLINE

SOIC - 2.65 mm max height



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated