Lab2: Push Buttons and LED Control




National Chiao Tung University Chun-Jen Tsai 9/27/2016

Lab 2: Push Buttons and LED Control

- ☐ In this lab, you will use the Spartan-3E board to implement a simple I/O control circuit
 - There are 5 push-buttons and 8 LED lights on the board
 - You must design a synchronous circuit that reads the pushbutton inputs and use the inputs to increase/decrease the value of a 4-bit counter
 - You must display the counter value using the 8 LEDs in signextended 2's complement binary format at any time
- □ You will demo the design to your TA during the lab hours on 10/4

Buttons and LEDs on the Board

□ The Spartan-3E Starter Kit




The System Behavior of Lab2


- □ Your circuit has a 4-bit counter register
 - The counter value is set to zero upon reset
 - The counter value is in 2'complement from -8 ~ 7
- □ Two push-buttons are used to increase/decrease the counter:
 - Push the west/east buttons increase/decrease the counter by 1
 - If the counter value becomes grater than 7, it is truncated to 7; if the value is smaller than −8, it is set to −8
- ☐ The south button is used to reset the counter to zero
- ☐ The counter register value will be displayed in signextended binary format using the 8 LEDs at any time

Push buttons and LEDs Control

When a push button is pressed, the following actions is applied to the counter register:


Use the LED lights to display the value of the counter register: "on" means "1" and "off" means "0". The most significant bit is LD7.






User I/O Pins of an FPGA IC

☐ There are many "FPGA" pins that are used as user I/O pins: each pin connects to an I/O device such as the push-buttons or the LEDs:




FPGA Pin Coordinates

□ Each pin at the bottom of the FPGA has a coordinate. For example, "K17" is the coordinate of the red pin of our Spartan-3E IC:




Use the I/O Pin Signal in Verilog

- ☐ To read/write the I/O pins, we must map the pin coordinates to Verilog signals in our code
 - User constraints are used to do the job
- □ A user constraint is a text command that specifies the physical property in an HDL code. For example, for the four push-buttons, their mapping to Verilog signals can be as follows:



How to Read the Input Push-Button

□ The physical connection from an FPGA I/O pin to a push-button is as follows:




□ Ideally, when a push-button is pushed (the circuit is closed), the FPGA pin that connects to the button becomes high voltage and the corresponding signal in Verilog reads "1", otherwise it reads "0".


The Bouncing Problem

□ In reality, however, the signal value oscillates between 0 and 1 several times before it stabilizes. This is called the bouncing behavior of a hardware button.

The physical voltage values:



The actual digital signal:



The De-bouncing Circuit

□ To detect whether the button has been pressed, you cannot simply check the button signals:


```
always @(posedge clk, posedge reset)
  if (reset == 1)
    button_north_is_pressed = 0;
  else
    button_north_is_pressed = (BTN_NORTH)? 1 : 0;
```

- This circuit will catch all the state changes during the bouncing period → a single button click will be treated as multiple clicks!
- □ You must find a way to average-out the noises of the push-button signal during the bouncing period
 - Hint: you can use a shift register to accumulate the input signal; or a timer to wait out the bouncing period

Turn On/Off the LEDs

□ The LEDs can be turned on or off by writing 1 or 0 to the corresponding Verilog signals (reg [7:0] LED):

```
NET "LED[7]" LOC = "F9"
                                                DRIVE = 8:
                           IOSTANDARD = LVTTL
NET "LED[6]" LOC = "E9"
                           IOSTANDARD = LVTTL
                                                 DRIVE = 8:
NET "LED[5]" LOC = "D11"
                         | IOSTANDARD = LVTTL
                                                DRIVE = 8;
                         | IOSTANDARD = LVTTL
NET "LED [4]" LOC = "C11"
                                                DRIVE = 8;
NET "LED[3]" LOC = "F11"
                         I TOSTANDARD = I VTTI
                                                 DRIVE = 8;
NET "LED[2]" LOC = "E11"
                                                 DRIVE = 8;
                           IOSTANDARD = LVTTL
NET "LED[1]" LOC = "E12"
                           IOSTANDARD = LVTTL
                                                 DRIVE = 8;
NET "LED[0]" LOC = "F12"
                         | IOSTANDARD = LVTTL
                                                DRIVE = 8:
```



Clock and Reset Pins


- □ For synchronous design, you need a clock signal for your circuit
 - The clock signal usually comes from an on-board oscillator
 - There is an FPGA pin that connects to the oscillator

```
NET "CLK" LOC = "C9" | IOSTANDARD = LVCMOS33;
# Define clock period for 50 MHz oscillator
NET "CLK" PERIOD = 20.0ns HIGH 40%;
```

- □ For the Spartan-3E Starter board, the south pushbutton (K17) is used as the reset pin
 - The reset pin is connected to an active de-bouncing IC so you do not have to de-bounce its input!


Create ISE Projects for the Board

☐ As before, we create a new ISE project, then click the "New Source Wizard" icon:




Specify I/O Ports

□ But this time, we specify the I/O ports of the module as follows:




Create User Constraints

□ Select "I/O Pin Planning" to create user constraints:




The User Constraint Editor

□ Assign the Verilog I/O ports to pin coordinates:




Adding Clock Signal Constraints (1/3)

- □ Now, the signal "clk" has a default timing constraint
 - we can modify it once the design is ready for synthesis:




Adding Clock Signal Constraints (2/3)

☐ The default constraint should work fine, but we can change the duty cycle to better match the board



Adding Clock Signal Constraints (3/3)


- □ Change the rising duty cycle of the clock signal from the default 50% to 40% duty cycle.
- □ After saving the clock constraint, close the constraint editor and go back to the main screen of ISE project navigator.



20/30


Generate the Programming File

□ Now, create the programming file "lab2.bit" for FPGA:




Downloading Your Circuit to the Board

□ To download your programming file into the FPGA, you must use the "iMPACT" tool:




Detect the FPGA from iMPACT

□ Power on the board and initialize the JTAG chain:




Assign the *.bit File to the FPGA

□ JTAG shows three IC's, we only use the first one:




Browse to the *.bit File

□ Browse to your directory and select the bit file for Lab2:




Skip Configuration from SPI ROM

□ We do not use the SPI flash to configure the FPGA




Bypass the Next Two IC's

□ The next two IC's in the JTAG chain are special flash memory → they are obsolete, bypass next two boxes!




Program the FPGA

□ Finally, we can right-click the green IC to program it!



Test Your Design

☐ You can now test your circuit by clicking the buttons on the Spartan3 board and see how the LEDs lights up!



Reference

□ Xilinx, Spartan-3E Starter Kit Board User Guide, UG230 (v1.0), March 9, 2006. Available from:

http://www.xilinx.com/support/documentation/boards_a nd_kits/ug230.pdf