Zayin Conde
Degital design and signal processing
Assignment 2
SDU

Question 2.1:

Write the VHDL code for a simple positive edge triggered D- flipflop. Use std_logic signals. Document the functionality of the circuit with relevant simulations. Describe the timing relations for the flipflop.

Add a Reset and Preset functionality to the flipflop. Document the new functionality with relevant simulations. Decide if Reset/Preset is asynchronous or synchronous and explain the difference in the VHDL model, as well as the timing relations.

Design code for synchronus timing

```
33 ¦
34 - entity DFlipFlop is
35 Port ( D : in STD LOGIC;
          CLK : in STD LOGIC;
37
               Reset : in STD LOGIC;
38 i
               Preset : in STD LOGIC;
39 :
               Output : out STD LOGIC);
40 \(\hat{\rightarrow}\) end DFlipFlop;
41
42 - architecture Behavioral of DFlipFlop is
43 begin
44 process(CLK) --need to create a "process" block which
45 !
        --allows me to run sequential statements like "if", "for", "case" and "loop"
47 - can use rising_edge(CLK) or CLK'event and CLK ='1'.
48 --second option is a bit more manual and
           --second option is a bit more manual and
49 -- first option is apart of the IEEE.STD LOGIC 1164.ALL toolbox
50 🖯 if rising_edge(CLK) then --- this is synchronus cause it depends on the rising
51 ⊖
               if Reset = '0' then
52
                    Output <= '0'; -- synchronous reset
               elsif Preset = '1' then
53
                    Output <= '1';
55 ¦
               else
                 Output <= D;
56 | Outp
57 \( \text{end if;} \)
58 \( \text{end if;} \)
59 end process;
60 ← end Behavioral;
```

The test bench which triggers the cases (D, Preset and Reset) independently

Zayin Conde

Degital design and signal processing


Assignment 2

```
SDU
```

```
49
        --define signals
50
        Signal D : STD logic;
51 !
       Signal CLK : STD LOGIC;
52
       Signal Reset : STD LOGIC;
53
       Signal Preset : STD LOGIC;
54
       Signal Output : STD LOGIC;
55
56
       begin
57 ¦
           -- start uut
58 🖯
          uut : DFlipFLop
59 🖨
            Port Map (D => D, CLK => CLK, Reset => Reset, Preset => Preset, Output =>
60 :
               -- start pårocess for loops and clk
61 🖨
              process
62 i
              begin
63 ! O !
                  wait for 100ns;
64 🖯 O
                  while true loop
65 O
                  CLK <= '0';
66 O
                 wait for 20ns;
67 ¦ O ¦
                  CLK <= '1';
68 O
                  wait for 20ns;
69 🖨
                  end loop;
70 🖨
              end process;
72 !
                -- begin process for testing different case
73 🖨
                process
74
               begin
75 !
                    -- reset test
76
77 : 0 :
                     Reset <= '1';
     0
78 :
                    wait for 100ns;
     0
                    Reset <= '0';
79
     0
80 i
                    wait for 100ns;
81 !
82
                     -- preset test
     0
83 :
                    Preset <= '1';
     0
84
                    wait for 100ns;
     0 :
85
                    Preset <= '0';
     \circ
86 i
                    wait for 100ns;
87 :
88
                     -- D test
89 0
                     D <= '1';
     0
90 :
                    wait for 100ns;
     0
91
                     D <= '0';
     0
92 i
                     wait for 100ns;
     0
93 !
                     wait for 200ns;
94 🖨
               end process;
95 🖨
         end Behavioral;
96 1
```

Zayin Conde Degital design and signal processing Assignment 2 SDU

When running the simulation I can see that in the synchronous setup that D, Preset and Reset trigger independently and on the rising_edge.



Design code should be changed for the asychronus setup so that variables will be triggered independently of the clock.

Sample code below for design file

```
-- below is asychronus d flip flop cause you can reset and preset whenever independant
 60
                              --begin
 61
                           -- process(CLK, RESET, PRESET)
 62 --
                                                   begin
 63 -- if RESET = '1' then
63 --
64 --
Q \le '0'; -- Asynomical of the second of the
                                                                                          Q <= '0'; -- Asynchronous Reset
                                                                                                 Q <= '1'; -- Asynchronous Preset
                                                                                                           Q <= D; -- Transfer Data Input to Output
                                                   end if;
 69
 70 -- end process;
 71 | --end Behavioral;
 72
 73
```

Qustion 2.2:

Write the VHDL code for an 8 bit up/down counter with Reset. Use std_logic types on all signals. Document the functionality of the circuit with relevant simulations and give a qualified guess of the counters expected maximum clock frequency.

Design code

Zayin Conde

Degital design and signal processing

Assignment 2

SDU

```
34 \ominus entity CounterEightBit is
    Port ( CLK : in STD LOGIC;
36
            Reset : in STD LOGIC;
37 :
              Sig : in STD LOGIC;
38
               Counter: out STD LOGIC VECTOR (7 downto 0));
39 \(\hat{\text{o}}\) end CounterEightBit;
41 - architecture Behavioral of CounterEightBit is
      --uncomment numeric stdall for unsigned values, needed for inner signals
43 !
       Signal Count: unsigned(7 downto 0) := (others => '0'); --inner counter
44
       begin
45 😓
         process(CLK)
46
          begin
47 🖨
              if rising edge (CLK) then
48 🖨
                    if Reset = '1' then
                        Count <= (others => '0'); -- reset counter
49
50
                    elsif Sig = '1' then
51
                       Count <= Count + 1; --increase 1
52 🗇
                    end if;
53 🖒
                end if;
54 🖨
           end process;
55 | -- set inner var to output counter
56 | Counter <= STD LOGIC VECTOR(Count);
57 \( \hat{\text{end Behavioral;}} \)
```

Test bench code

```
architecture Behavioral of tb_CounterEightBit is
        -- import component from design file
40 🖵
        component CounterEightBit
41
          Port ( CLK : in STD LOGIC;
42
                Reset : in STD LOGIC;
                  Sig : in STD LOGIC;
43
                  Counter: out STD_LOGIC_VECTOR (7 downto 0));
44
45 🖨
       end component;
       -- create signals
47
       Signal CLK : STD LOGIC;
       Signal Reset : STD LOGIC;
48
       Signal Sig : STD LOGIC;
49
        Signal Counter: STD LOGIC VECTOR (7 downto 0);
51
52 :
53 🖨
         uut : CounterEightBit
54 🖨
              Port Map ( CLK => CLK, Reset => Reset, Sig => Sig, Counter => Counter);
55 ⊝
              process
56
               begin
57 🖯 🔾
                  while true loop
58 O
                      CLK <= '0';
59 ¦ O
                      wait for 20ns;
60 0
                      CLK <= '1';
61 0
                      wait for 20ns;
            end loop
end process;
62 🖒
                 end loop;
63 🖨
```

Zayin Conde Degital design and signal processing Assignment 2

```
SDU
 64
 65
                   --testing process
 66 🖯
                   process
 67
                   begin
 68
                       --test reset
 69
                       Reset <= '1';
 70 1
                       wait for 40ns;
                       Reset <= '0';
 71
 72
                       wait for 40ns;
 73
 74
                       --increment counter
 75
                       Sig <= '1';
 76
                       wait for 80ns;
                       Sig <= '0';
 77
                       wait for 80ns;
 78
 79 i
                       wait;
 80 🖨
                  end process;
 81 🖨
          end Behavioral;
 82
```

Simulation signals:



Didn't manage to finish the other 2 exercises before deadline.