{"payload":{"header_redesign_enabled":false,"results":[{"id":"363744251","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"zbreit/UART-Verilog","hl_trunc_description":"A UART transmitter and receiver written in Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":363744251,"name":"UART-Verilog","owner_id":6632788,"owner_login":"zbreit","updated_at":"2021-05-10T02:25:21.845Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Azbreit%252FUART-Verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/zbreit/UART-Verilog/star":{"post":"zZRZaI6YI4yVLtNt8ZOMFW4xRI6gOhpX9hh-6xbGZxY_3vYIzLUNa3cyBNDzOydlGzVdWMFVWBctVQoZ3_in_g"},"/zbreit/UART-Verilog/unstar":{"post":"Coq3PgcbeAZzfDh1q-gFVWxHmfbMMbipwkwH7AWZOZav6fwSMK7tJ3vYQO-Ym6fpfZQBbPirwYPVIkph6v165A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iyjeOsUEo5lP0EP2BCxO8aaMcscECYcodYZ1GNPqPhIc4i4Rl91XTo1NjnVtUlPIEtNvqQbZlqkvRi9ImEipbA"}}},"title":"Repository search results"}