University College London

DEPARTMENT OF ELECTRONIC & ELECTRICAL ENGINEERING

Project Progress Report No. 2

Author:

Minduagas Jarmolovicius zceemja@ucl.ac.uk

Supervisor:
Prof. Robert Killey
r.killey@ucl.ac.uk

1 Progress

The following points have been done since last report:

- Upgraded assembler to support more complex operations, also changed syntax to comply with NASM;
- Upgraded automatisation using MakeFile;
- Implemented instruction memory using FPGA's M9K Memory;
- Have functional communication block, see Table 1;
- Implemented most of the instructions, see Table 2;

Address	Function	Send	Return
0x04	Read UART0 flags	-	UART0 flags
0x05	Transmit to UART0	TX byte	UART0 flags
0x06	Set DE0-Nano board LEDs	LED byte	-
0x07	Read DE0-Nano DIP switches	-	Lower DIP nibble

Table 1: Addresses and functions for communication block

Project schedule as Grantt chart has been updated in the next page in table 3.

2 Difficulties encountered

Instruction memory (ROM) has been replaced with M9K memory instead of LC (logic cell), however, as this memory is clocked it caused further problems with program counter timings.

NASM-like assembler can have multiple very useful functions such as pre-compiler, macros, imports, db instruction (stores strings) etc. It is difficult to implement all these advanced functions.

Due to scale of project, byte order has been mixed (internally processor operates at little-endian, however addresses in instructions are written as big-endian), this needs to be sorted out.

3 Failure Risk Assessment

There are no updates on failure risk assessment. As before, the most dominant failure risk is running out of time project is behind schedule.

See table 3 for schedule. In 2 weeks is scheduled to start consider OISC architecture, however, the RISC processor is still far from completion. Benchmark development might need to extended to be completed during winter holidays. Higher level RISC compiler might be replaced by advanced functions in NASM-like compiler.

4 Updated Safety Risk Assessment

There are no updates on safety risk assessment.

5 Help and Advice Needed

At this state no help is needed, and any issues and advices are sorted out and discussed in weekly supervisor meetings.

Instr.	Description	Completed		
	2 register instructions			
MOVE	Copy intimidate or register	X		
ADD	Arithmetical addition	X		
SUB	Arithmetical subtraction	X		
AND	Logical AND	X		
OR	Logical OR	X		
XOR	Logical XOR	X		
MUL	Arithmetical multiplication	X		
DIV	Arithmetical division (inc. modulus)	X		
BR	Branch on registers equal			
1 register instructions				
SLL	Shift left logical			
SRL	Shift right logical			
SRA	Shift right arithmetical			
SRAS	Shift right arithmetical signed			
LWHI	Load word (high byte)	X		
SWHI	Store word (high byte, reg. only)	X		
LWLO	Load word (low byte)	X		
SWLO	Store word (low byte, stores high byte reg.)	X		
INC	Increase by 1	X		
DEC GETAH	Decrease by 1	X		
GETAR	Get ALU high byte reg. (only for MUL & DIV)	X		
PUSH	Get interrupt flags Push to stack			
POP	Pop from stack	X		
COM	Send/Receive to/from com. block	X		
SETI	Set immediate from register	X		
BEQ	Branch on equal	X		
BGT	Branch on greater than			
BGE	Branch on greater equal than	X X		
BZ	Branch on zero	X		
DZ	θ register instructions	A		
CALL	Call function, put return to stack	х		
RET	Return from function	x		
JUMP	Jump to address	x		
RETI	Return from interrupt	1		
CLC	Clear ALU carry-in			
SETC	Set ALU carry-in			
CLS	Clear ALU sign			
SETS	Set ALU sign			
SSETS	Enable ALU sign			
CLN	Clear ALU negative			
SETN	Set ALU negative			
SSETN	Enable ALU negative			
RJUMP	Relative jump			
RBWI	Replace ALU src. B with immediate			
		I .		

Table 2: Instruction set for RISC processor




Table 3: Updated project schedule Grantt chart