CS2006: 計算機組織

Designing a Single-Cycle Processor

Outline

- Designing a processor
- Building the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller

Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two MIPS implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: lw, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j

Instruction Execution


- ◆ PC → instruction memory, fetch instruction
- lacktriangle Register numbers \rightarrow register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - PC ← target address or PC + 4

Logic Design Basics


- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information

Combinational Elements

- AND-gate
 - Y = A & B




- Multiplexer
 - Y = S ? I1 : I0




Adder

$$\bullet$$
 Y = A + B




- Arithmetic/Logic Unit
 - $\bullet Y = F(A, B)$




Sequential Elements


D-latch (level-sensitive)




| С | D | Q | QN |
|---|---|--------|---------|
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 0 | Χ | last Q | last QN |



D flip-flop (edge-sensitive)




| D | CLK | Q | QN |
|---|-----|--------|---------|
| 0 | | 0 | 1 |
| 1 | | 1 | 0 |
| X | 0 | last Q | last QN |
| X | 1 | last Q | last QN |




Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1




Sequential Elements

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later



Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period




How to Design a Processor?

- 1. Analyze instruction set (datapath requirements)
 - The meaning of each instruction is given by the register transfers
 - Datapath must include storage element
 - Datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points effecting register transfer
- 5. Assemble the control logic

Step 1: Analyze Instruction Set

All MIPS instructions are 32 bits long with 3 formats:





6 bits 26 bits


- The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: source and destination register
 - shamt: shift amount
 - funct: selects variant of the "op" field
 - address / immediate
 - target address: target address of jump

Our Example: A MIPS Subset

- R-Type:
 - add rd, rs, rt
 - sub rd, rs, rt
 - and rd, rs, rt
 - or rd, rs, rt
 - slt rd, rs, rt
- Load/Store:
 - Iw rt,rs,imm16
 - sw rt,rs,imm16
- Imm operand:
 - addi rt,rs,imm16
- Branch:
 - beq rs,rt,imm16
- Jump:
 - j target







Logical Register Transfers

- RTL gives the <u>meaning</u> of the instructions
- ◆ All start by fetching the instruction, read registers, then use ALU → simplicity and regularity help

```
MEM[PC] = op | rs | rt | rd | shamt | funct
     or = op \mid rs \mid rt \mid lmm16
             = op | Imm26
     or
           Register transfers
Inst
           R[r\partial] \leftarrow R[r\partial] + R[r]? ]; POC \leftarrow COC 4 ?
ADD
           R[red] ← RE[red] } - Red[red]; ]; Pecc←Pecc + 44
SUB
           R[r] \leftarrow MEM[R[rs] + sign_ext(Imm16)];; Peccepec-44
LW
           MEM[R[rs] + sign_2xt(lmm16)] \leftarrow R[ri];]; PEC\leftarrowPEC-44
SW
           R[rt] K Rts + sign_ext(ltmm16); ; PCF + CFE + 4
ADDI
            if (R[rs] \rightleftharpoons R[rt]) then PC \leftarrow PC + 4 + sign_ext(Imm16) : 00
BEQ
                               else PC \leftarrow PC + 4
```

Requirements of Instruction Set

After checking the register transfers, we can see that datapath needs the followings:


- Memory
 - store instructions and data
- Registers (32 x 32)
 - read RS
 read RT
 2 registers read at a time
- ◆ PC
- Extender for zero-extension or sign-extension
- Add/sub registers or extended immediate (ALU)
- Add 4 or extended immediate to PC

Outline

- Designing a processor
- Building the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller

Step 2a: Datapath Components


 Basic building blocks of combinational logic elements:



Step 2b: Datapath Components


Storage elements:

- Register:
 - Similar to the D Flip Flop except
 - N-bit input and output
 - Write Enable input
 - Write Enable:
 - negated (0): Data Out will not change
 - asserted (1): Data Out will become Data In




Storage Element: Register File

- Consists of 32 registers:
 - Appendix C.8
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
 - RA selects the register to put on busA (data)
 - RB selects the register to put on busB (data)
 - RW selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational circuit




Storage Element: Memory

- Memory (idealized)
 - Appendix C.9
 - One input bus: Data In
 - One output bus: Data Out
- Word is selected by:
 - Address selects the word to put on Data Out
 - Write Enable = 1: address selects the memory word to be written by the Data In bus
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - Address valid Data Out valid after access time
 - No need for read control




Step 3a: Datapath Assembly

- Instruction fetch unit: common operations
 - Fetch the instruction: mem[PC]
 - Update the program counter:
 - Sequential code: PC ← PC + 4
 - Branch and Jump: PC — "Something else"



Step 3b: Add and Subtract


- ◆ R[rd] ← R[rs] op R[rt] Ex: add rd, rs, rt
 - RA, RB, RW come from inst.'s rs, rt, and rd fields
 - ALU and RegWrite: control logic after decode



Step 3c: Store/Load Operations

 $R[rt] \leftarrow Mem[R[rs] + SignExt[imm16]]$ Ex: lw rt,rs,imm16 11 31 26 21 16 immediate op rs rt 6 bits 5 bits 5 bits 16 bits rd rs **ALU** operation Read register 1 **MemWrite** Read rt data 1 Read Zero register 2 Instruction ALU Registers **ALU** Read Write Address result data register Read data 2 Write Data data memory Write RegWrite data 16 32 Sign MemRead extend

Datapath for Memory and R-type (b+c), also for addi




Step 3d: Branch Operations

• beq rs, rt, imm16

mem[PC]


Fetch inst. from memory

Equal \leftarrow R[rs] == R[rt] Calculate branch condition



Datapath for Branch Operations


beq rs, rt, imm16




Outline

- Designing a processor
- Building the datapath
- ◆ A single-cycle implementation
- Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller


What Do We Have Now?



A Single Cycle Datapath




Data Flow during add



Clocking Methodology


- Clocking defines when signals are read and written
- Assume edge-triggered:
 - Values in storage (state) elements updated only on a clock edge
 - → clock edge should arrive only after input signals stable
 - Any combinational circuit must have inputs from and outputs to storage elements
 - Clock cycle: time for signals to propagate from one storage element, through combinational circuit, to reach the next storage element
 - A register can be read, its value propagated through some combinational circuit, new value is written back to the same register, all in same cycle → no feedback within a single cycle (if so, we call it "race condition")

Register-Register Timing




The Critical Path

- Register file and ideal memory:
 - During read, behave as combinational logic:
 - Address valid => Output valid after access time




Worst Case Timing (Load)




Outline

- Designing a processor
- Building the datapath
- A single-cycle implementation
- ◆ Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller

A Single Cycle Datapath




Step 4: Control Points and Signals




Designing Main Control

- Some observations:
 - opcode (Op[5-0]) is always in bits 31-26
 - two registers to be read are always in rs (bits 25-21) and rt (bits 20-16) (for R-type, beq, sw)
 - base register for lw and sw is always in rs (bits 25-21)
 - 16-bit offset for beq, lw, sw is always in 15-0
 - destination register is in one of two positions:
 - Iw: in bits 20-16 (rt)
 - R-type: in bits 15-11 (rd)
 - → need multiplexer to select the address for written register


Datapath with MUX and Control



Datapath with Control Unit



Operation of Datapath: add



add rd, rs, rt mem[PC] PC+4

1. Fetch the instruction from memory

R[rs], R[rt]

2. Instruction decode and read operands


R[rs] + R[rt]

3. Execute the actual operation

 $R[rd] \leftarrow ALU$ PC \leftarrow PC+4 4. Write back to target register


Instruction Fetch at Start of add

instruction ← mem[PC]; PC + 4




Instruction Decode of add

Fetch the two operands and decode instruction:




ALU Operation during add

♦ R[rs] + R[rt]




Write Back at the End of add

• $R[rd] \leftarrow ALU$; $PC \leftarrow PC + 4$



Datapath Operation for 1w

◆ R[rt] ← Memory {R[rs] + SignExt[imm16]}



Datapath Operation for beq

if (R[rs]-R[rt]==0) then Zero $\leftarrow 1$ else Zero $\leftarrow 0$ if (Zero==1) then PC=PC+4+signExt[imm16]*4; else PC = PC + 4 >Add result ≻Add Instruction [31-26] Instruction [25-21] reaister 1 Read address Instruction [20-16] data 1 Read reaister 2 Instruction Registers Read >ALU [31 - 0]Write Read Address data 2 result Instruction data register memory Instruction [15-11] Write Data memory Write data 16 Instruction [15-0] contro Instruction [5-0] Computer Organization Single-cycle Design-47

Outline

- Designing a processor
- Building the datapath
- A single-cycle implementation
- ◆ Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller

Control Signals

RegWrite: 1: write dest. reg.


PCsrc: 0: PC \leftarrow PC+4;

RegDst: 0: rt; 1: rd

ALUsrc: 0: regB;

```
1: PC ← branch addr.
             1: immed
   MemRd: 1: read memory MemWr: 1: write memory
   MemtoReg: 0: write reg. from ALU;
                  1: write reg. from memory
inst
        Register Transfer
ADD
        R[rd] \leftarrow R[rs] + R[rt];
                                             PC ← PC + 4
 ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, PCsrc = "+4"
                                                PC \leftarrow PC + 4
SUB R[rd] \leftarrow R[rs] - R[rt];
 ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, PCsrc = "+4"
        R[rt] \leftarrow MEM[R[rs] + sign_ext(lmm16)]; PC \leftarrow PC + 4
LW
 ALUsrc = Imm, ALUctr = "add", MemRd, MemtoReg, RegDst = rt, RegWr, PCsrc="+4"
SW
        MEM[R[rs] + sign_ext(lmm16)] \leftarrow R[rt]; PC \leftarrow PC + 4
 ALUsrc = Imm, ALUctr = "add", MemWr, PCsrc = "+4"
        if (R[rs]==R[rt]) then PC \leftarrow PC+sign_ext(Imm16) | | 00 else PC \leftarrow PC+4
BEQ
 ALUsrc = RegB, PCsrc = Branch address, ALUctr = "sub"
                                                                      Computer Organization
                                   Single-cycle Design-49
```


Our Plan for the Controller



- ALUop is 2-bit wide to represent:
 - "I-type" requiring the ALU to perform:
 - (00) add for load/store and (01) sub for beq
 - "R-type" (10), need to reference func field

| | R-type | lw | sw | beq | jump |
|------------------|----------|-----|-----|----------|------|
| ALUop (Symbolic) | "R-type" | Add | Add | Subtract | xxx |
| ALUop<1:0> | 10 | 00 | 00 | 01 | xxx |

ALU Control and Function



Single-cycle Design-51

ALU Control

| ALUctr | ALU function |
|--------|------------------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | sub |
| 0111 | set-on-less-than |

| funct<5:0> | Instruction Operation |
|------------|-----------------------|
| 100000 | add |
| 100010 | subtract |
| 100100 | and |
| 100101 | or |
| 101010 | set-on-less-than |

| opcode | ALUOp | Inst. Operation | funct | ALU function | ALU control |
|--------|-------|------------------|--------|------------------|-------------|
| lw | 00 | load word | xxxxxx | add | 0010 |
| sw | 00 | store word | xxxxxx | add | 0010 |
| beq | 01 | branch equal | XXXXXX | subtract | 0110 |
| R-type | 10 | add | 100000 | add | 0010 |
| | | subtract | 100010 | subtract | 0110 |
| | | AND | 100100 | AND | 0000 |
| | | OR | 100101 | OR | 0001 |
| | | set-on-less-than | 101010 | set-on-less-than | 0111 |

Logic Equation for ALUctr

| ALU | ор | func | | | | ALUctr | | | | | |
|--------|--------|--------|--------|--------|---------|----------|----------|--------|--------|--------|--------|
| bit<1> | bit<0> | hit<5> | bit<4> | bit<3: | >bit<2: | > bit<1: | > bit<0> | bit<3> | oit<2> | bit<1> | bit<0> |
| 0 | 0 | Х | Х | Х | Х | Х | Х | 0 | 0 | 1 | 0 |
| Х | 1 | х | Χ | Х | Х | Х | X | 0 | 1 | 1 | 0 |
| 1 | Х | Х | Х | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | Х | Х | Χ | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | Х | Х | Χ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | X | Х | Χ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | X | Х | Χ | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |

Logic Equation for ALUctr2

| ALI | Uop | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|-----------|
| bit<1> | bit<0> | bit<5> | bit<4> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<2> |
| х | 1 | X | X | x | X | X | X | 1 |
| 1 | Х | X | X | 0 | 0 | 1 | 0 | 1 |
| 1 | Х | X | X | (1) | 0 | 1 | 0 | 1 |

This makes func<3> a don't care

ALUctr2 = ALUop0 + ALUop1·func2'·func1·func0'

Logic Equation for ALUctr1


| AL | Uop | | func | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|-----------|--|
| bit<1> | bit<0> | bit<5> | bit<4> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<1> | |
| 0 | 0 | х | X | Х | X | X | X | 1 | |
| Х | 1 | х | X | X | X | X | X | 1 | |
| 1 | X | х | X | 0 | 0 | 0 | 0 | 1 | |
| 1 | Х | х | X | 0 | 0 | 1 | 0 | 1 | |
| 1 | X | х | X | 1/ | 0 | 1 | 0 | 1 | |

Logic Equation for ALUctrO

| Α | LUop | | func | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|-----------|--|
| bit<1> | bit<0> | bit<5> | bit<4> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<0> | |
| 1 | Х | Х | X | 0 | 1 | 0 | 1 | 1 | |
| 1 | Х | Х | Х | 1 | 0 | 1 | 0 | 1 | |

ALUctr0 = ALUop1·func3'·func2·func1'·func0 + ALUop1·func3·func2'·func1·func0'

The Resultant ALU Control Block




Outline

- Designing a processor
- Building the datapath
- A single-cycle implementation
- ◆ Control for the single-cycle CPU
 - Control of CPU operations
 - ALU controller
 - Main controller


Step 5: The Main Control Unit

Control signals derived from instruction



Truth Table of Control Signals


| See | func | 10 0000 | 10 0010 | W | e Don't Car | re :-) |
|----------|------------------------|---------|---------|---------|-------------|---------|
| Appendix | $A \longrightarrow op$ | 00 0000 | 00 0000 | 10 0011 | 10 1011 | 00 0100 |
| | | add | sub | lw | SW | beq |
| | RegDst | 1 | 1 | 0 | X | X |
| | ALUSrc | 0 | 0 | 1 | 1 | 0 |
| | MemtoReg | 0 | 0 | 1 | X | X |
| | RegWrite | 1 | 1 | 1 | 0 | 0 |
| | MemRead | 0 | 0 | 1 | 0 | 0 |
| | MemWrite | 0 | 0 | 0 | 1 | 0 |
| | Branch | 0 | 0 | 0 | 0 | 1 |
| | ALUop1 | 1 | 1 | 0 | 0 | 0 |
| | ALUop0 | 0 | 0 | 0 | 0 | 1 |




Truth Table for RegWrite

| Op code | 00 0000 | 10 0011 | 10 1011 | 00 0100 | |
|----------|---------|---------|---------|---------|--|
| | R-type | lw | sw | beq | |
| RegWrite | 1 | 1 | 0 | 0 | |


RegWrite = R-type + lw = op5'·op4'·op3'·op2'·op1'·op0' (R-type) + op5·op4'·op3'·op2'·op1· op0 (lw)



PLA Implementing Main Control




Implementing Jumps




- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - 00
- Need an extra control signal decoded from opcode

Putting it Altogether (+ jump instruction)



Worst Case Timing (Load)



Drawback of Single-Cycle Design

- Long cycle time:
 - Cycle time must be long enough for the load instruction:

```
PC's Clock -to-Q +
Instruction Memory Access Time +
Register File Access Time +
ALU Delay (address calculation) +
Data Memory Access Time +
Register File Setup Time +
Clock Skew
```

 Cycle time for load is much longer than needed for all other instructions

Summary

- ♦ Single cycle datapath: CPI=1, Clock cycle time long
- ♦ 5 steps to design a processor:
 - 1. Analyze ISA → datapath <u>requirements</u>
 - 2. Select set of datapath components
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points
 - 5. Assemble the control logic
- MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates