# Unit 8: Multiplexers

CSE 220: System Fundamental I
Stony Brook University
Joydeep Mitra


# Multiplexer Overview

- What is a multiplexer?
  - A multiplexer (also MUX) is a larger building block used to choose a data input from several data inputs based on one or more select/control signals
- Why use a multiplexer?
  - To build complex combinational circuits (an application of abstraction)
- Example: A 2:1 MUX with 2 data inputs, a select signal, and an output signal
  - The MUX chooses between D<sub>0</sub> and D<sub>1</sub> based on the select/control signal S


**Edit:** In lecture, I mistakenly say that 1 stands for select signal. The 1 stands for the output signal and not the select signal.

S	$D_1$	$D_0$	Y	
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	0	
1	1	0	1	
1	1	1	1	

Truth table of 2:1 MUX









Alternative schematic; "MUX" label is optional

# Implementing A Multiplexer


• A multiplexer can be easily implemented with sum-of-products logic






# Wider Multiplexers

- A 4:1 MUX has 4 data inputs, 2 control/select signals, and 1 output
- 4:1 MUX can also be implemented using SOP logic
- Similarly, 8:1 MUX will have 8 data inputs, 3 control signals, and 1 output
- In the same vein, 16:1 MUX will have 16 data inputs, 4 control signals, and 1 output
- In general, an N:1 MUX will have N data inputs, log<sub>2</sub>N control signals, and 1 output




Schematic of a 4:1 MUX




A 4:1 MUX implementation with SOP logic

# Wider Multiplexers

- A wider multiplexer can be implemented with narrower multiplexers. How?
  - Create a hierarchy of the available narrower MUXes
  - E.g., 4:1 MUX with two layers of three 2:1 MUXes
- Which is better for implementing MUX: narrower MUXes or SOP logic?
  - Depends on the target technology
  - Availability vs scalability tradeoffs are involved






# Multiplexers As Minimal Complete Sets


- A minimal complete set is a set with the least number of unique gates that can be used to express any Boolean function
  - {AND, NOT}
  - {NAND} and {NOR}
  - {AND, NOT, OR} is complete but not minimal. Why?
    - For {AND, NOT}, OR is redundant; for {NOT, OR} AND is redundant
- Multiplexers are a minimal complete set as they can be used to express any Boolean function
- In general, a 2<sup>N</sup>-input multiplexer can be programmed to perform any N-input logic function

**Edit**: In lecture, I mistakenly stated that NAND and NOR gates are not minimal complete sets. They are. You can express any Boolean function in terms NAND or NOR gates.

# AND Gate With Multiplexer


- Y (A, B) = AB is a logic function with 2 inputs
- We can implement this with a 4:1 MUX
  - A and B are control signals
  - 4 inputs mapped to either 0 or 1 based on Y's value in truth table
  - 0 is indicated by ground (triangle), and 1 is indicated by high voltage (flat bar)
- Can we do better?






# AND Gate With Multiplexer


- A MUX implementation of any logic function with N inputs can be cut into half by selecting one of the inputs to be the control signal
  - 2<sup>N</sup>:1 MUX becomes 2<sup>N-1</sup>:1
- General strategy:
  - Start with the truth table
  - Combine pairs of rows to eliminate the right-most input variable by expressing output in terms of this variable
- E.g., Y(A,B) = AB
  - When A = 0, Y = 0 regardless
  - When A = 1, Y = 0 if B = 0, and Y = 1 if B = 1
    - So, Y = B when A = 1






#### XOR Gate With Multiplexer


An XOR gate can be easily implemented using a 2:1 MUX






• Implement the function Y = AB' + B'C' + A'BC. We only have 8:1 multiplexers

Α	В	C	Y	
0	0	0	1	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	1	
1	0	1	1	
1	1	0	0	
1	1	1	0	



- Implement the function Y = AB' + B'C' + A'BC. We only have 4:1 multiplexers
- We reduce the truth table to 4 rows by basing the output on C

Α	В	C	Y	Α	В	Y
0	0	0	1	0	0	$\overline{C}$
0	0	1	0	0	1	C
0	1	0	0	1	0	1)
0	1	1	_1	1	1	0
1	0	0	1		١	1
1	0	1	_1/			
1	1	0	0			
1	1	1	0			




# Multiplexers From Boolean Equations

- In addition to the truth table approach, we can use Boolean algebra to design our circuits with muxes
- We need a Boolean equation in SOP form
- If not, then use Boolean algebra to re-write to SOP form (similar to K-maps)
- Key insight
  - An equation of the form PA + P'B can be converted to a MUX where P is the selector/control variable, and A and B are the input signals
  - A and B may be the output of multiplexers as well

- Implement the function F = ABC' + A'BC' + A'B'C' + BC using only 2:1 muxes
- Let's convert to SOP form

We pick A as the control variable


- We will need two 2:1 muxes
  - With control variable A for main expression in F
  - With control variable C for the expression (C'1 + BC)




Let's try the same example with selector/control signal B

- We will need two 2:1 muxes
  - With control variable B for main expression in F
  - With control variable A for the expression (A'C' + A0)

- Implement the function F = ABC' + A'BC' + A'B'C' + BC using only 4:1 muxes
- The SOP form
  - F = ABC' + A'BC' + A'B'C' + ABC + A'BC
- 4:1 MUX, so we need 2 control/selector variables. We pick AB






- Implement the function F = ABC' + A'BC' + A'B'C' + BC using only 4:1 muxes
- The SOP form

• 
$$F = ABC' + A'BC' + A'B'C' + ABC + A'BC$$


4:1 MUX, so we need 2 control/selector variables.
 We pick AC this time



- Implement the function F = ABC' + A'BC' + A'B'C' + BC using only 4:1 muxes
- The SOP form

• 
$$F = ABC' + A'BC' + A'B'C' + ABC + A'BC$$

4:1 MUX, so we need 2 control/selector variables.
 We pick BC this time



#### Points To Note

- Selecting different selector/control variables will result in different circuits
- The circuits may use different gates
- Which circuit to pick will ultimately depend on the target technology, the availability and cost of the gates involved
- As practice try implementing the following gates with MUXes
  - NOT
  - OR
  - NAND
  - NOR
  - XNOR