

#### reescale Semiconductor

Data Sheet: Technical Data

Document Number: K60P144M100SF2 Rev. 7, 02/2013



# **K60 Sub-Family Data Sheet**

Supports the following: MK60DN256ZVLQ10, MK60DX256ZVLQ10, MK60DN512ZVLQ10, MK60DN256ZVMD10, MK60DX256ZVMD10, MK60DN512ZVMD10

#### **Features**

- · Operating Characteristics
  - Voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40 to 105°C

#### Performance

- Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
- · Memories and memory interfaces
  - Up to 512 KB program flash memory on non-FlexMemory devices
  - Up to 256 KB program flash memory on FlexMemory devices
  - Up to 256 KB FlexNVM on FlexMemory devices
  - 4 KB FlexRAM on FlexMemory devices
  - Up to 128 KB RAM
  - Serial programming interface (EzPort)
  - FlexBus external bus interface

#### Clocks

- 3 to 32 MHz crystal oscillator
- 32 kHz crystal oscillator
- Multi-purpose clock generator
- System peripherals
  - Multiple low-power modes to provide power optimization based on application requirements
  - Memory protection unit with multi-master protection
  - 16-channel DMA controller, supporting up to 63 request sources
  - External watchdog monitor
  - Software watchdog
  - Low-leakage wakeup unit

# K60P144M100SF2



- · Security and integrity modules
  - Hardware CRC module to support fast cyclic redundancy checks
  - Hardware random-number generator
  - Hardware encryption supporting DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
  - 128-bit unique identification (ID) number per chip
- Human-machine interface
  - Low-power hardware touch sensor interface (TSI)
  - General-purpose input/output
- · Analog modules
  - Two 16-bit SAR ADCs
  - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
  - Two 12-bit DACs
  - Three analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  - Voltage reference

#### Timers

- Programmable delay block
- Eight-channel motor control/general purpose/PWM timer
- Two 2-channel quadrature decoder/general purpose timers
- IEEE 1588 timers
- Periodic interrupt timers
- 16-bit low-power timer
- Carrier modulator transmitter
- Real-time clock

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© 2011-2013 Freescale Semiconductor, Inc.





- Communication interfaces
  - Ethernet controller with MII and RMII interface to external PHY and hardware IEEE 1588 capability
  - USB full-/low-speed On-the-Go controller with on-chip transceiver
  - Two Controller Area Network (CAN) modules
  - Three SPI modules
  - Two I2C modules
  - Six UART modules
  - Secure Digital host controller (SDHC)
  - I2S module



# **Table of Contents**

1 Ord	ering parts		5		5.4.2	Thermal attributes	23
1.1	Determini	ng valid orderable parts	5 6 Pe	erip	heral op	erating requirements and behaviors	24
2 Par	t identificat	ion	5 6.	.1	Core mo	dules	24
2.1	Description	on	5	(	6.1.1	Debug trace timing specifications	24
2.2	Format		5		6.1.2	JTAG electricals	25
2.3	Fields		5 6.	2	System r	modules	28
2.4	Example.		6 6.	3	Clock mo	odules	28
3 Teri	minology a	nd guidelines	6		6.3.1	MCG specifications	28
3.1	Definition	: Operating requirement	6		6.3.2	Oscillator electrical specifications	30
3.2	Definition	: Operating behavior	7	(	6.3.3	32 kHz Oscillator Electrical Characteristics	32
3.3	Definition	: Attribute	7 6.	4	Memorie	s and memory interfaces	33
3.4	Definition	: Rating	8		6.4.1	Flash electrical specifications	33
3.5	Result of	exceeding a rating	8		6.4.2	EzPort Switching Specifications	37
3.6	Relations	hip between ratings and operating			6.4.3	Flexbus Switching Specifications	38
	requireme	ents	8 6.	5	Security	and integrity modules	41
3.7	Guideline	s for ratings and operating requirements	9 6.	6	Analog		41
3.8	Definition	: Typical value	9		6.6.1	ADC electrical specifications	41
3.9	Typical va	alue conditions	10		6.6.2	CMP and 6-bit DAC electrical specifications	49
4 Rati	ings		11		6.6.3	12-bit DAC electrical characteristics	51
4.1	Thermal h	nandling ratings	11		6.6.4	Voltage reference electrical specifications	54
4.2	Moisture I	handling ratings	11 6.	7	Timers		55
4.3	ESD hand	dling ratings	11 6.	8	Commun	nication interfaces	55
4.4	Voltage a	nd current operating ratings	11		6.8.1	Ethernet switching specifications	55
5 Ger	neral		12		6.8.2	USB electrical specifications	57
5.1	AC electri	ical characteristics	12		6.8.3	USB DCD electrical specifications	57
5.2	Nonswitch	hing electrical specifications	12		6.8.4	USB VREG electrical specifications	58
	5.2.1	Voltage and current operating requirements	13		6.8.5	CAN switching specifications	58
	5.2.2	LVD and POR operating requirements	14		6.8.6	DSPI switching specifications (limited voltage	
	5.2.3	Voltage and current operating behaviors	14			range)	59
	5.2.4	Power mode transition operating behaviors	16		6.8.7	DSPI switching specifications (full voltage	
	5.2.5	Power consumption operating behaviors	17			range)	60
	5.2.6	EMC radiated emissions operating behaviors	20		6.8.8	Inter-Integrated Circuit Interface (I2C) timing	.62
	5.2.7	Designing with radiated emissions in mind	21		6.8.9	UART switching specifications	63
	5.2.8	Capacitance attributes	21		6.8.10	SDHC specifications	63
5.3	Switching	specifications	21	(	6.8.11	I2S switching specifications	64
	5.3.1	Device clock specifications	21 6.	9	Human-r	machine interfaces (HMI)	67
	5.3.2	General switching specifications	21	(	6.9.1	TSI electrical specifications	67
5.4	Thermal s	specifications	22 7 Di	ime	ensions		68
	5.4.1	Thermal operating requirements	22 7.	.1	Obtaining	g package dimensions	68



8 Pinout	8.2 K60 Pinouts74
8.1 K60 Signal Multiplexing and Pin Assignments 68	9 Revision History 76



# 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK60 and MK60.

### 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K60
А	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>



#### reminology and guidelines

Field	Description	Values
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> <li>2M0 = 2 MB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>

# 2.4 Example

This is an example part number:

MK60DN512ZVMD10

# 3 Terminology and guidelines

# 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.



### **3.1.1 Example**

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

# 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

### 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF



# 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

## **3.4.1 Example**

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

# 3.5 Result of exceeding a rating





## 3.6 Relationship between ratings and operating requirements



# 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.




### 3.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V



# 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2
	Solder temperature, leaded	_	245		

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

## 4.4 Voltage and current operating ratings



#### General

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	185	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	5.5	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB_DP</sub>	USB_DP input voltage	-0.3	3.63	V
V <sub>USB_DM</sub>	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

### 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
  - have  $C_L=30pF$  loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
- 2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)



# 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	_	V	
I <sub>ICDIO</sub>	Digital pin negative DC injection current — single pin			_	1
	• V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-5	_	mA	
I <sub>ICAIO</sub>	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin				3
	• V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)	-5		mA	
		-5	_		
	V <sub>IN</sub> > V <sub>DD</sub> +0.3V (Positive current injection)		+5		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit,				
	includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	_	mA	
	Positive current injection	_	+25		
	·				
V <sub>ODPU</sub>	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	4
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
V <sub>RFVBAT</sub>	$V_{BAT}$ voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

All 5 V tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through an ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> is less than V<sub>DIO\_MIN</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>DIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICDIO</sub>I.

4. Open drain outputs must be pulled to VDD.

<sup>2.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.

<sup>3.</sup> All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>AIO\_MIN</sub> or greater than V<sub>AIO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>IN</sub>-V<sub>AIO\_MAX</sub>)/II<sub>ICAIO</sub>I. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.



# 5.2.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
$V_{LVW2H}$	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
$V_{LVW3H}$	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
$V_{LVW4H}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
$V_{LVW3L}$	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

### Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	



# 5.2.3 Voltage and current operating behaviors

### Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high drive strength					
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -9mA	V <sub>DD</sub> – 0.5	_	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -3mA	V <sub>DD</sub> – 0.5	_	_	V	
	Output high voltage — low drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -2\text{mA}$	V <sub>DD</sub> – 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -0.6mA	V <sub>DD</sub> – 0.5	_	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — high drive strength					2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 9\text{mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 3mA	_	_	0.5	V	
	Output low voltage — low drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2\text{mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 0.6mA	_	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>INA</sub>	Input leakage current, analog pins and digital pins configured as analog inputs					3, 4
	<ul> <li>V<sub>SS</sub> ≤ V<sub>IN</sub> ≤ V<sub>DD</sub></li> </ul>					
	All pins except EXTAL32, XTAL32, EXTAL, XTAL	_	0.002	0.5	μΑ	
	EXTAL (PTA18) and XTAL (PTA19)	_	0.004	1.5	μΑ	
	• EXTAL32, XTAL32	_	0.075	10	μΑ	
I <sub>IND</sub>	Input leakage current, digital pins					4, 5
	<ul> <li>V<sub>SS</sub> ≤ V<sub>IN</sub> ≤ V<sub>IL</sub></li> </ul>					
	All digital pins	_	0.002	0.5	μΑ	
	• V <sub>IN</sub> = V <sub>DD</sub>					
	All digital pins except PTD7	_	0.002	0.5	μA	
	• PTD7	_	0.004	1	μΑ	
lu	Input leakage current, digital pins					4, 5, 6
I <sub>IND</sub>	V <sub>IL</sub> < V <sub>IN</sub> < V <sub>DD</sub>					4, 3, 6
	• V <sub>DD</sub> = 3.6 V	_	18	26	μA	
	• V <sub>DD</sub> = 3.0 V		12	49	μΑ	
	• V <sub>DD</sub> = 2.5 V		8	13	μA	
	• V <sub>DD</sub> = 1.7 V		3	6	μΑ	
	- V <sub>DD</sub> - 1.7 V		J	U	μΑ	




#### General

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>IND</sub>	Input leakage current, digital pins					4, 5
	• V <sub>DD</sub> < V <sub>IN</sub> < 5.5 V	_	1	50	μΑ	
Z <sub>IND</sub>	Input impedance examples, digital pins					4, 7
	• V <sub>DD</sub> = 3.6 V	_	_	48	kΩ	
	• V <sub>DD</sub> = 3.0 V	_	_	55	kΩ	
	• V <sub>DD</sub> = 2.5 V	_	_	57	kΩ	
	• V <sub>DD</sub> = 1.7 V	_	_	85	kΩ	
R <sub>PU</sub>	Internal pullup resistors	20	35	50	kΩ	8
R <sub>PD</sub>	Internal pulldown resistors	20	35	50	kΩ	9

- 1. Typical values characterized at 25°C and VDD = 3.6 V unless otherwise noted.
- 2. Open drain outputs must be pulled to V<sub>DD</sub>.
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 4. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
- 5. Internal pull-up/pull-down resistors disabled.
- 6. Characterized, not tested in production.
- 7. Examples calculated using  $V_{IL}$  relation,  $V_{DD}$ , and max  $I_{IND}$ :  $Z_{IND} = V_{IL}/I_{IND}$ . This is the impedance needed to pull a high signal to a level below  $V_{IL}$  due to leakage when  $V_{IL} < V_{IN} < V_{DD}$ . These examples assume signal source low = 0 V.
- 8. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$
- 9. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$



### 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI



Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.			μs	1
	<ul> <li>V<sub>DD</sub> slew rate ≥ 5.7 kV/s</li> </ul>	_	300		
	V <sub>DD</sub> slew rate < 5.7 kV/s	_	1.7 V / (V <sub>DD</sub> slew rate)		
	• VLLS1 → RUN	_	134	μs	
	• VLLS2 → RUN	_	96	μs	
	• VLLS3 → RUN	_	96	μs	
	• LLS → RUN	_	6.2	μs	
	• VLPS → RUN	_	5.9	μs	
	• STOP → RUN	_	5.9	μs	

<sup>1.</sup> Normal boot (FTFL\_OPT[LPBOOT]=1)

# 5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	_	45	70	mA	
	• @ 3.0V	_	47	72	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	61	85	mA	
	• @ 3.0V					
	• @ 25°C	_	63	71	mA	
	• @ 125°C	_	72	87	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	35	_	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	15	_	mA	5
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	N/A	_	mA	6



Genera

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	N/A	_	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	N/A	_	mA	8
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.59	1.4	mA	
	• @ 70°C	_	2.26	7.9	mA	
	• @ 105°C	_	5.94	19.2	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	_	93	435	μΑ	
	• @ 70°C	_	520	2000	μΑ	
	• @ 105°C	_	1350	4000	μΑ	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V					9
	• @ -40 to 25°C	_	4.8	20	μΑ	
	• @ 70°C	_	28	68	μΑ	
	• @ 105°C	_	126	270	μΑ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					9
	• @ -40 to 25°C	_	3.1	8.9	μΑ	
	• @ 70°C	_	17	35	μΑ	
	• @ 105°C	_	82	148	μΑ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	_	2.2	5.4	μΑ	
	• @ 70°C	_	7.1	12.5	μΑ	
	• @ 105°C	_	41	125	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	2.1	7.6	μΑ	
	• @ 70°C	_	6.2	13.5	μΑ	
	• @ 105°C	_	30	46	μΑ	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ –40 to 25°C	_	0.33	0.39	μΑ	
	• @ 70°C	_	0.60	0.78	μA	
	• @ 105°C		1	1	F., .	l



Table 6.	Power cor	sumption o	perating	behaviors (	(continued)	)
----------	-----------	------------	----------	-------------	-------------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					10
	• @ 1.8V					
	• @ -40 to 25°C	_	0.71	0.81	μA	
	• @ 70°C	_	1.01	1.3	μΑ	
	• @ 105°C	_	2.82	4.3	μA	
	• @ 3.0V					
	• @ -40 to 25°C	_	0.84	0.94	μA	
	• @ 70°C	_	1.17	1.5	μA	
	• @ 105°C	_	3.16	4.6	μA	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
- 6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 μA.
- 10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



#### General




Figure 2. Run mode supply current vs. core frequency

### 5.2.6 EMC radiated emissions operating behaviors

# Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages

Symbol	Description	Frequency band (MHz)	144LQFP	144MAPBGA	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	23	12	dΒμV	1,2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	27	24	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	28	27	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	14	11	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	К	К	_	2, 3

Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150
kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of
Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
measured orientations in each frequency range.

K60 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.



- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 12 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = 96 \,^{\circ}\text{MHz}$ ,  $f_{BUS} = 48 \,^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

### 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

# 5.3 Switching specifications

### 5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9	-		
f <sub>SYS</sub>	System and core clock	_	100	MHz	
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz	
f <sub>ENET</sub>	System and core clock when ethernet in operation			MHz	
	• 10 Mbps	5	_		
	• 100 Mbps	50	_		
f <sub>BUS</sub>	Bus clock	_	50	MHz	
FB_CLK	FlexBus clock	_	50	MHz	
f <sub>FLASH</sub>	Flash clock	_	25	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz	



#### General

# 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, IEEE 1588 timer, and I<sup>2</sup>C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	12	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	6	ns	
	Slew enabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	12	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	6	ns	
	Slew enabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	

This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

# 5.4 Thermal specifications

<sup>2.</sup> The greater synchronous and asynchronous timing must be met.

<sup>3.</sup> This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.

<sup>4. 75</sup> pF load

<sup>5. 15</sup> pF load



# 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

### 5.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	45	48	°C/W	1
Four-layer (2s2p)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	36	29	°C/W	1
Single-layer (1s)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	36	38	°C/W	1
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	30	25	°C/W	1
_	R <sub>0</sub> JB	Thermal resistance, junction to board	24	16	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	9	9	°C/W	3
_	Ψ <sub>ЈТ</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

<sup>1.</sup> Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).



#### rempheral operating requirements and behaviors

- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

# 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency	dependent	MHz
T <sub>wl</sub>	Low pulse width	2	_	ns
$T_{wh}$	High pulse width	2	_	ns
T <sub>r</sub>	Clock and data rise time	_	3	ns
T <sub>f</sub>	Clock and data fall time	_	3	ns
Ts	Data setup	3	_	ns
T <sub>h</sub>	Data hold	2	_	ns




Figure 3. TRACE\_CLKOUT specifications




Figure 4. Trace data specifications



### 6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	17	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns



reripheral operating requirements and behaviors

Table 14. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	22.1	ns
J12	TCLK low to TDO high-Z	_	22.1	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 5. Test clock input timing







Figure 6. Boundary scan (JTAG) timing



**Figure 7. Test Access Port timing** 






Figure 8. TRST timing

# 6.2 System modules

There are no specifications necessary for the device's system modules.

### 6.3 Clock modules

# 6.3.1 MCG specifications

Table 15. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed — over fixed voltage and temperature range of 0–70°C	31.25	_	38.2	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 4.5	_	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz	
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
	FI	LL				•
f <sub>fII_ref</sub>	FLL reference frequency range	31.25	_	39.0625	kHz	



# Table 15. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) 640 × f <sub>fll_ref</sub>	20	20.97	25	MHz	2, 3
		Mid range (DRS=01)	40	41.94	50	MHz	
		$1280 \times f_{fll\_ref}$ Mid-high range (DRS=10)	60	62.91	75	MHz	
		$1920 \times f_{fll\_ref}$ High range (DRS=11)	80	83.89	100	MHz	
		$2560 \times f_{\text{fll_ref}}$	00	03.09	100	IVII IZ	
f <sub>dco_t_</sub> DMX32	DCO output frequency	Low range (DRS=00) $732 \times f_{fil\_ref}$	_	23.99	_	MHz	4, 5
		Mid range (DRS=01) $1464 \times f_{fill ref}$	_	47.97	_	MHz	
		Mid-high range (DRS=10) $2197 \times f_{fill ref}$	_	71.99	_	MHz	
		High range (DRS=11)  2929 × f <sub>fll_ref</sub>	_	95.98	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter	2020 × Itil_ret		100		ps	
oyo	• f <sub>VCO</sub> = 48 MI • f <sub>VCO</sub> = 98 MI		_	180 150	_	·	
t <sub>fll_acquire</sub>	FLL target frequen	cy acquisition time	_	_	1	ms	6
		Р	LL .	1	'		<b>!</b>
f <sub>vco</sub>	VCO operating free	quency	48.0	_	100	MHz	
I <sub>pll</sub>		rent lHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = / multiplier = 48)	_	1060	_	μА	7
I <sub>pll</sub>		rent  Hz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = / multiplier = 24)	_	600	_	μΑ	7
f <sub>pll_ref</sub>	PLL reference freq	luency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					8
	• f <sub>vco</sub> = 48 MH	Z	_	120	_	ps	
	• f <sub>vco</sub> = 100 Mi	Hz	_	50	_	ps	
J <sub>acc_pll</sub>	PLL accumulated j	itter over 1µs (RMS)					8
	• f <sub>vco</sub> = 48 MH	Z	_	1350	_	ps	
	• f <sub>vco</sub> = 100 MI	Hz	_	600		ps	
D <sub>lock</sub>	Lock entry frequen	ncy tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequenc	y tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector dete	ction time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	9



#### rempheral operating requirements and behaviors

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

# 6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3



### Table 16. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$ ,  $C_y$  can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32		40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	



#### reripheral operating requirements and behaviors

Table 17. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

### 6.3.3 32 kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

# 6.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.



# 6.3.3.2 32 kHz oscillator frequency specifications Table 19. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
f <sub>ec_extal32</sub>	Externally provided input clock frequency	_	32.768	_	kHz	2
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	V <sub>BAT</sub>	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and V<sub>IH</sub> and V<sub>IL</sub> specifications do not apply. The voltage of the applied clock must be within the range of V<sub>SS</sub> to V<sub>BAT</sub>.

## 6.4 Memories and memory interfaces

### 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	_	416	3616	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk256k</sub>	256 KB program/data flash	_	_	1.7	ms	
t <sub>rd1sec2k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1



### reripheral operating requirements and behaviors

Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t <sub>ersblk256k</sub>	256 KB program/data flash	_	435	3700	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
	Program Section execution time					
t <sub>pgmsec512</sub>	512 bytes flash	_	2.4	_	ms	
t <sub>pgmsec1k</sub>	1 KB flash	_	4.7	_	ms	
t <sub>pgmsec2k</sub>	• 2 KB flash	_	9.3	_	ms	
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	870	7400	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Swap Control execution time					
t <sub>swapx01</sub>	control code 0x01	_	200	_	μs	
t <sub>swapx02</sub>	control code 0x02	_	70	150	μs	
t <sub>swapx04</sub>	control code 0x04	_	70	150	μs	
t <sub>swapx08</sub>	control code 0x08	_	_	30	μs	
	Program Partition for EEPROM execution time					
t <sub>pgmpart64k</sub>	256 KB FlexNVM	_	450	_	ms	
t <sub>pgmpart256k</sub>			450			
F9F	Set FlexRAM Function execution time:					
t <sub>setramff</sub>	Control Code 0xFF	_	70	_	μs	
t <sub>setram32k</sub>	32 KB EEPROM backup	_	0.8	1.2	ms	
t <sub>setram64k</sub>	64 KB EEPROM backup	_	1.3	1.9	ms	
t <sub>setram256k</sub>	256 KB EEPROM backup	_	4.5	5.5	ms	
	Byte-write to FlexRAM	for EEPROM	⊥ ⁄I operation			
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr8b64k</sub>	64 KB EEPROM backup	_	475	2000	μs	
t <sub>eewr8b128k</sub>	128 KB EEPROM backup	_	650	2400	μs	
t <sub>eewr8b256k</sub>	256 KB EEPROM backup	_	1000	3200	μs	
eewron256K	·	for EEDDO		3200	F-	
	Word-write to FlexRAM	ior EEPRON	vi operation			



Table 21. Flash command timing specifications (continued)

Description	Min.	Тур.	Max.	Unit	Notes
Word-write to erased FlexRAM location execution time	_	175	260	μs	
Word-write to FlexRAM execution time:					
32 KB EEPROM backup	_	385	1800	μs	
64 KB EEPROM backup	_	475	2000	μs	
128 KB EEPROM backup	_	650	2400	μs	
256 KB EEPROM backup	_	1000	3200	μs	
Longword-write to FlexRA	M for EEPR	OM operation	1		
Longword-write to erased FlexRAM location execution time	_	360	540	μs	
Longword-write to FlexRAM execution time:					
32 KB EEPROM backup	_	630	2050	μs	
64 KB EEPROM backup	_	810	2250	μs	
128 KB EEPROM backup	_	1200	2675	μs	
256 KB EEPROM backup	_	1900	3500	μs	
	Word-write to erased FlexRAM location execution time  Word-write to FlexRAM execution time:  • 32 KB EEPROM backup  • 64 KB EEPROM backup  • 128 KB EEPROM backup  Longword-write to FlexRAM location execution time  Longword-write to FlexRAM execution time:  • 32 KB EEPROM backup  • 64 KB EEPROM backup  • 128 KB EEPROM backup	Word-write to erased FlexRAM location execution time  Word-write to FlexRAM execution time:  • 32 KB EEPROM backup  • 64 KB EEPROM backup  • 128 KB EEPROM backup  • 256 KB EEPROM backup  Longword-write to FlexRAM for EEPRO  Longword-write to erased FlexRAM location execution time  Longword-write to FlexRAM execution time:  • 32 KB EEPROM backup  • 64 KB EEPROM backup  • 128 KB EEPROM backup  • 128 KB EEPROM backup  — — — — — — — — — — — — — — — — — — —	Word-write to erased FlexRAM location — 175 execution time  Word-write to FlexRAM execution time:  • 32 KB EEPROM backup — 385 • 64 KB EEPROM backup — 475 • 128 KB EEPROM backup — 650 • 256 KB EEPROM backup — 1000  Longword-write to FlexRAM for EEPROM operation  Longword-write to erased FlexRAM location — 360 execution time  Longword-write to FlexRAM execution time:  • 32 KB EEPROM backup — 630 • 64 KB EEPROM backup — 810 • 128 KB EEPROM backup — 1200	Word-write to erased FlexRAM location execution time         —         175         260           Word-write to FlexRAM execution time:         —         385         1800           • 64 KB EEPROM backup         —         475         2000           • 128 KB EEPROM backup         —         650         2400           • 256 KB EEPROM backup         —         1000         3200           Longword-write to FlexRAM for EEPROM operation           Longword-write to erased FlexRAM location execution time         —         360         540           Longword-write to FlexRAM execution time:         —         630         2050           • 64 KB EEPROM backup         —         630         2050           • 128 KB EEPROM backup         —         810         2250           • 128 KB EEPROM backup         —         1200         2675	Word-write to erased FlexRAM location execution time         —         175         260         μs           Word-write to FlexRAM execution time:         —         385         1800         μs           • 64 KB EEPROM backup         —         475         2000         μs           • 128 KB EEPROM backup         —         650         2400         μs           • 256 KB EEPROM backup         —         1000         3200         μs           Longword-write to erased FlexRAM location execution time         —         360         540         μs           Longword-write to FlexRAM execution time:         —         630         2050         μs           • 64 KB EEPROM backup         —         810         2250         μs           • 128 KB EEPROM backup         —         1200         2675         μs

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

# 6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 6.4.1.4 Reliability specifications

### Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes		
	Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2		
	Data Flash							
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			



reripheral operating requirements and behaviors

### Table 23. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM a	s EEPROM				
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years	
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years	
	Write endurance					3
n <sub>nvmwree16</sub>	EEPROM backup to FlexRAM ratio = 16	35 K	175 K	_	writes	
n <sub>nvmwree128</sub>	EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	_	writes	
n <sub>nvmwree512</sub>	EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	_	writes	
n <sub>nvmwree4k</sub>	EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	_	writes	
n <sub>nvmwree32k</sub>	EEPROM backup to FlexRAM ratio = 32,768	80 M	400 M	_	writes	

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>i</sub>  $\leq$  125°C.
- Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_subsystem = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write\_efficiency} \times n_{\text{nvmcycd}}$$

#### where

 Writes\_subsystem — minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)

K60 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.



- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write\_efficiency
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n<sub>nvmcycd</sub> data flash cycling endurance (the following graph assumes 10,000 cycles)




Figure 9. EEPROM backup writes to FlexRAM

# 6.4.2 EzPort Switching Specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V



Table 24. EzPort switching specifications (continued)

Num	Description	Min.	Max.	Unit
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns




Figure 10. EzPort Timing Diagram

# 6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.



The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 25. Flexbus limited voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

Table 26. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	Address, data, and control output valid	_	13.5	ns	1
FB3	Address, data, and control output hold	0	_	ns	1
FB4	Data and FB_TA input setup	13.7	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB}\_\text{TA}}$ .

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.






Figure 11. FlexBus read timing diagram






Figure 12. FlexBus write timing diagram

# 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 6.6 Analog



## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 27 and Table 28 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0, ADCx\_DP1, ADCx\_DM1, ADCx\_DP3, and ADCx\_DM3.

The ADCx\_DP2 and ADCx\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in Table 29 and Table 30.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 6.6.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	
		All other modes    VRE	VREFL	_	VREFH		
C <sub>ADIN</sub>	Input capacitance	16-bit mode	_	8	10	pF	
		8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion rate	≤ 13-bit modes  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	5



#### Table 27. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion rate	16-bit mode  No ADC hardware averaging	37.037	_	461.467	Ksps	5
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 13. ADC input impedance equivalency diagram

# 6.6.1.2 16-bit ADC electrical characteristics Table 28. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3



Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	<12-bit modes	_	±1.4	±2.1		
DNL	Differential non-	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	linearity				-0.3 to 0.5		
		• <12-bit modes	_	±0.2			
INL	Integral non-	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
	linearity				-0.7 to +0.5		
		<12-bit modes	_	±0.5			
$E_{FS}$	E <sub>FS</sub> Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub>
E <sub>Q</sub>	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number	16-bit differential mode					6
	of bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	10.0	10.0		la i ka	
		• Avg = 4	12.2	13.9	_	bits	
	Signal-to-noise	See ENOB	11.4	13.1	_	bits	
SINAD	plus distortion	See LNOD	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode					7
	distortion	• Avg = 32	_	-94	_	dB	
		16-bit single-ended mode		65		40	
		• Avg = 32	_	-85	_	dB	
SFDR	SFDR Spurious free	16-bit differential mode					7
	dynamic range	• Avg = 32	82	95		dB	
		16-bit single-ended mode	_	_			
		• Avg = 32	78	90	_	dB	



# Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

#### Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input




Figure 14. Typical ENOB vs. ADC\_CLK for 16-bit differential mode



#### Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input




Figure 15. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

# 6.6.1.3 16-bit ADC with PGA operating conditions Table 29. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	٧	
V <sub>REFPGA</sub>	PGA ref voltage		VREF_OU T	VREF_OU T	VREF_OU T	V	2, 3
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	_	$V_{DDA}$	V	
V <sub>CM</sub>	Input Common Mode range		V <sub>SSA</sub>	_	$V_{DDA}$	V	
R <sub>PGAD</sub>	Differential input	Gain = 1, 2, 4, 8	_	128		kΩ	IN+ to IN-4
	impedance	Gain = 16, 32	_	64	_		
		Gain = 64	_	32	_		
R <sub>AS</sub>	Analog source resistance		_	100	_	Ω	5
T <sub>S</sub>	ADC sampling time		1.25	_	_	μs	6



#### Table 29. 16-bit ADC with PGA operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	≤ 13 bit modes	18.484	_	450	Ksps	7
	rate	No ADC hardware averaging					
		Continuous conversions enabled					
		Peripheral clock = 50 MHz					
		16 bit modes	37.037	_	250	Ksps	8
		No ADC hardware averaging					
		Continuous conversions enabled					
		Peripheral clock = 50 MHz					

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
- 3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is R<sub>PGAD</sub>/2
- 5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- 6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

# 6.6.1.4 16-bit ADC with PGA characteristics Table 30. 16-bit ADC with PGA characteristics

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA_PGA</sub>	Supply current	Low power (ADC_PGA[PGALPb]=0)	_	420	644	μΑ	2
I <sub>DC_PGA</sub>	Input DC current		$\frac{2}{R_{\text{PGAD}}} \left( \frac{\left( V_{\text{REFPGA}} \times 0.583 \right) - V_{\text{CM}}}{\left( \text{Gain+1} \right)} \right)$			А	3
	Gain =1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V	_	1.54	_	μA		
		Gain =64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V	_	0.57	_	μΑ	



Table 30. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
G	Gain <sup>4</sup>	• PGAG=0	0.95	1	1.05		$R_{AS} < 100\Omega$
		• PGAG=1	1.9	2	2.1		
		• PGAG=2	3.8	4	4.2		
		• PGAG=3	7.6	8	8.4		
		• PGAG=4	15.2	16	16.6		
		• PGAG=5	30.0	31.6	33.2		
		• PGAG=6	58.8	63.3	67.8		
BW	Input signal	16-bit modes	_	_	4	kHz	
	bandwidth	• < 16-bit modes	_	_	40	kHz	
PSRR	Power supply rejection ratio	Gain=1	_	-84	_	dB	V <sub>DDA</sub> = 3V ±100mV, f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode	• Gain=1	_	-84	_	dB	V <sub>CM</sub> =
	rejection ratio	• Gain=64	_	-85	_	dB	500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage		_	0.2	_	mV	Output offset = V <sub>OFS</sub> *(Gain+1)
T <sub>GSW</sub>	Gain switching settling time		_	_	10	μs	5
E <sub>IL</sub>	Input leakage error	All modes		$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
$V_{PP,DIFF}$	Maximum differential input signal swing		( <u>min(v</u>	(x,V <sub>DDA</sub> –V <sub>x</sub> ) Gain	<u>-0.2)×4</u> )	V	6
	Joiginal Crimig		where V	x = V <sub>REFPG</sub>	<sub>4</sub> × 0.583		
SNR	Signal-to-noise	• Gain=1	80	90	_	dB	16-bit
	ratio	• Gain=64	52	66	_	dB	differential mode, Average=32
THD	Total harmonic	• Gain=1	85	100	_	dB	16-bit
	distortion	• Gain=64	49	95	_	dB	differential mode, Average=32, f <sub>in</sub> =100Hz
SFDR	Spurious free	• Gain=1	85	105	_	dB	16-bit
	dynamic range	• Gain=64	53	88	_	dB	differential mode, Average=32, f <sub>in</sub> =100Hz



#### Table 30. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
ENOB	Effective number	Gain=1, Average=4	11.6	13.4	_	bits	16-bit
	of bits	• Gain=64, Average=4	7.2	9.6	_	bits	differential mode,f <sub>in</sub> =100Hz
		• Gain=1, Average=32	12.8	14.5	_	bits	
		• Gain=2, Average=32	11.0	14.3	_	bits	
		• Gain=4, Average=32	7.9	13.8	_	bits	
		• Gain=8, Average=32	7.3	13.1	_	bits	
		• Gain=16, Average=32	6.8	12.5	_	bits	
		• Gain=32, Average=32	6.8	11.5	_	bits	
		• Gain=64, Average=32	7.5	10.6	_	bits	
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02	× ENOB +	1.76	dB	

- 1. Typical values assume  $V_{DDA}$  =3.0V, Temp=25°C,  $f_{ADCK}$ =6MHz unless otherwise stated.
- 2. This current is a PGA module adder, in addition to ADC conversion currents.
- 3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
- 4. Gain =  $2^{PGAG}$
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
- 6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

# 6.6.2 CMP and 6-bit DAC electrical specifications

Table 31. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
$V_{CMPOh}$	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns



Table 31. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 3. 1 LSB = V<sub>reference</sub>/64




Figure 16. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)






Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

# 6.6.3.1 12-bit DAC operating requirements Table 32. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

- 1. The DAC reference can be selected to be V<sub>DDA</sub> or the voltage output of the VREF module (VREF\_OUT)
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC



# 6.6.3.2 12-bit DAC operating behaviors Table 33. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	150	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	700	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08)  — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
СТ	Channel to channel cross talk	_	_	-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550		_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA}$  > 2.4 V
- 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6. V<sub>DDA</sub> = 3.0 V, reference select set for V<sub>DDA</sub> (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device






Figure 18. Typical INL error vs. digital code






Figure 19. Offset at half scale vs. temperature

## 6.6.4 Voltage reference electrical specifications

Table 34. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	Operating t range of t	emperature he device	°C	
C <sub>L</sub>	Output load capacitance	10	00	nF	1, 2

- C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.



#### Table 35. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	
l <sub>bg</sub>	Bandgap only current	_	_	80	μΑ	1
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
$V_{\text{vdrift}}$	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

Table 36. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

Table 37. VREF limited-range operating behaviors

	Symbol	Description	Min.	Max.	Unit	Notes
Ī	V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

### 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces



## 6.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

## 6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

Table 38. MII signal switching specifications




Figure 20. MII transmit signal timing diagram






Figure 21. MII receive signal timing diagram

### 6.8.1.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Num	Description	Min.	Max.	Unit
_	EXTAL frequency (RMII input clock RMII_CLK)	_	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	_	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	_	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	_	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	_	15	ns

Table 39. RMII signal switching specifications

## 6.8.2 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



## 6.8.3 USB DCD electrical specifications

#### Table 40. USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 μA)	0.5	_	0.7	V
V <sub>LGC</sub>	Threshold voltage for logic high	0.8	_	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μΑ
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	μΑ
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.33	0.4	V

## 6.8.4 USB VREG electrical specifications

### Table 41. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	120	186	μА	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.27	30	μA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode					
	<ul> <li>VREGIN = 5.0 V and temperature=25 °C</li> </ul>	_	650	_	nA	
	Across operating voltage and temperature	_	_	4	μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

<sup>1.</sup> Typical values assume VREGIN = 5.0 V, Temp = 25  $^{\circ}$ C unless otherwise stated.

<sup>2.</sup> Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.



# 6.8.5 CAN switching specifications

See General switching specifications.

## 6.8.6 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 42. Master mode DSPI timing (limited voltage range)

- 1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 22. DSPI classic SPI timing — master mode

Table 43. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) – 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	14	ns




Figure 23. DSPI classic SPI timing — slave mode

## 6.8.7 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 44. Master mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	



Table 44	Master mode	DSPI timing	(full voltage	range) (	continued)
I able TT.	Mastel IIIOue		tiuli vollage	I allue,	CONTINUEU

Num	Description	Min.	Max.	Unit	Notes
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 24. DSPI classic SPI timing — master mode

Table 45. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns






Figure 25. DSPI classic SPI timing — slave mode

# 6.8.8 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 46. I<sup>2</sup>C timing

Characteristic	Symbol	Standa	Standard Mode		Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	01	3.45 <sup>2</sup>	0 <sup>3</sup>	0.9 <sup>1</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>4</sup>	_	100 <sup>2, 5</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>5</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 3. Input signal Slew = 10ns and Output Load = 50pf
- 4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 5. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.



6.  $C_b = \text{total capacitance of the one bus line in pF}$ .




Figure 26. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

# 6.8.9 UART switching specifications

See General switching specifications.

## 6.8.10 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Num	Symbol	Description	Min.	Max.	Unit
		Card input clock	•		
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	_	ns
SD3	t <sub>WH</sub>	Clock high time	7	_	ns
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns
		SDHC output / card inputs SDHC_CMD, SDHC_DAT	(reference to	SDHC_CLK)	
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	8.3	ns
		SDHC input / card inputs SDHC_CMD, SDHC_DAT	reference to	SDHC_CLK)	
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns
SD8	t <sub>IH</sub>	SDHC input hold time	0	_	ns

Table 47. SDHC switching specifications






Figure 27. SDHC timing

## 6.8.11 I<sup>2</sup>S switching specifications

This section provides the AC timings for the I<sup>2</sup>S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S\_BCLK) and/or the frame sync (I2S\_FS) shown in the figures below.

Table 48. I<sup>2</sup>S master mode timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	2 x t <sub>SYS</sub>		ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_BCLK cycle time	5 x t <sub>SYS</sub>	_	ns
S4	I2S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_BCLK to I2S_FS output valid	_	15	ns
S6	I2S_BCLK to I2S_FS output invalid	-2.5	_	ns
S7	I2S_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_BCLK to I2S_TXD invalid	-3	_	ns
S9	I2S_RXD/I2S_FS input setup before I2S_BCLK	20	_	ns
S10	I2S_RXD/I2S_FS input hold after I2S_BCLK	0	_	ns






Figure 28. I<sup>2</sup>S timing — master mode

Table 49. I<sup>2</sup>S slave mode timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_BCLK cycle time (input)	8 x t <sub>SYS</sub>	_	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	10	_	ns
S14	I2S_FS input hold after I2S_BCLK	3	_	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	_	20	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	10	_	ns
S18	I2S_RXD hold after I2S_BCLK	2	_	ns






Figure 29. I<sup>2</sup>S timing — slave modes

Table 50. I<sup>2</sup>S master mode timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	2 x t <sub>SYS</sub>		ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_BCLK cycle time	5 x t <sub>SYS</sub>	_	ns
S4	I2S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_BCLK to I2S_FS output valid	_	15	ns
S6	I2S_BCLK to I2S_FS output invalid	-4.3	_	ns
S7	I2S_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_BCLK to I2S_TXD invalid	-4.6	_	ns
S9	I2S_RXD/I2S_FS input setup before I2S_BCLK	23.9	_	ns
S10	I2S_RXD/I2S_FS input hold after I2S_BCLK	0	_	ns

Table 51. I<sup>2</sup>S slave mode timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_BCLK cycle time (input)	8 x t <sub>SYS</sub>	_	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	10	_	ns
S14	I2S_FS input hold after I2S_BCLK	3.5	_	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	_	28.6	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	10	_	ns
S18	I2S_RXD hold after I2S_BCLK	2	_	ns



# 6.9 Human-machine interfaces (HMI)

## 6.9.1 TSI electrical specifications

Table 52. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	_	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	_	5.5	12.7	MHz	2
f <sub>ELEmax</sub>	Electrode oscillator frequency	_	0.5	4.0	MHz	3
C <sub>REF</sub>	Internal reference capacitor	0.5	1	1.2	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	100	600	760	mV	4
I <sub>REF</sub>	Reference oscillator current source base current  • 1uA setting (REFCHRG=0)	_	1.133	1.5	μΑ	3,5
	32uA setting (REFCHRG=31)	_	36	50		
I <sub>ELE</sub>	Electrode oscillator current source base current  • 1uA setting (EXTCHRG=0)	_	1.133	1.5	μΑ	3,6
	32uA setting (EXTCHRG=31)	_	36	50		
Pres5	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	7
Pres20	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	8
Pres100	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	9
MaxSens	Maximum sensitivity	0.003	12.5	_	fF/count	10
Res	Resolution	_	_	16	bits	
T <sub>Con20</sub>	Response time @ 20 pF	8	15	25	μs	11
I <sub>TSI_RUN</sub>	Current added in run mode	_	55	_	μA	
I <sub>TSI_LP</sub>	Low power mode current adder	_	1.3	2.5	μA	12

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
- 3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
- 4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
- 5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to  $(C_{ref} * I_{ext})/(I_{ref} * PS * NSCN)$ . Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: lext = 5  $\mu$ A, EXTCHRG = 4, PS = 128, NSCN = 2,  $I_{ref} = 16 \mu$ A, REFCHRG = 15,  $C_{ref} = 1.0 \mu$ PF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration:  $I_{ext} = 1 \mu$ A, EXTCHRG = 0, PS = 128, NSCN = 32,  $I_{ref} = 32 \mu$ A, REFCHRG = 31,  $C_{ref} = 0.5 \mu$ F
- 11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
- 12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.



### 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
144-pin LQFP	98ASS23177W
144-pin MAPBGA	98ASA00222D

### 8 Pinout

## 8.1 K60 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

144 LQFP	144 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
_	L5	RESERVED	RESERVED	RESERVED								
_	M5	NC	NC	NC								
_	A10	NC	NC	NC								
_	B10	NC	NC	NC								
_	C10	NC	NC	NC								
1	D3	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1		I2C1_SDA		
2	D2	PTE1/ LLWU_P0	ADC1_SE5a	ADC1_SE5a	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX	SDHC0_D0		I2C1_SCL		
3	D1	PTE2/ LLWU_P1	ADC1_SE6a	ADC1_SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_CTS_ b	SDHC0_DCLK				
4	E4	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_RTS_ b	SDHC0_CMD				
5	E5	VDD	VDD	VDD								
6	F6	VSS	VSS	VSS								



144 LQFP	144 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
7	E3	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3				
8	E2	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2				
9	E1	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CTS_ b	I2S0_MCLK		I2SO_CLKIN		
10	F4	PTE7	DISABLED		PTE7		UART3_RTS_ b	12S0_RXD				
11	F3	PTE8	DISABLED		PTE8		UART5_TX	12S0_RX_FS				
12	F2	PTE9	DISABLED		PTE9		UART5_RX	I2S0_RX_ BCLK				
13	F1	PTE10	DISABLED		PTE10		UART5_CTS_	I2S0_TXD				
14	G4	PTE11	DISABLED		PTE11		UART5_RTS_	I2S0_TX_FS				
15	G3	PTE12	DISABLED		PTE12			I2S0_TX_ BCLK				
16	E6	VDD	VDD	VDD								
17	F7	VSS	VSS	VSS								
18	Н3	VSS	VSS	VSS								
19	H1	USB0_DP	USB0_DP	USB0_DP								
20	H2	USB0_DM	USB0_DM	USB0_DM								
21	G1	VOUT33	VOUT33	VOUT33								
22	G2	VREGIN	VREGIN	VREGIN								
23	J1	ADC0_DP1	ADC0_DP1	ADC0_DP1								
24	J2	ADC0_DM1	ADC0_DM1	ADC0_DM1								
25	K1	ADC1_DP1	ADC1_DP1	ADC1_DP1								
26	K2	ADC1_DM1	ADC1_DM1	ADC1_DM1								
27	L1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
28	L2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
29	M1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
30	M2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
31	H5	VDDA	VDDA	VDDA								
32	G5	VREFH	VREFH	VREFH								
33	G6	VREFL	VREFL	VREFL								
34	H6	VSSA	VSSA	VSSA								



#### rmout

144 LQFP	144 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
35	K3	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
36	J3	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								
37	M3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
38	L3	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23								
39	L4	DAC1_OUT/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP2_IN3/ ADC1_SE23								
40	M7	XTAL32	XTAL32	XTAL32								
41	M6	EXTAL32	EXTAL32	EXTAL32								
42	L6	VBAT	VBAT	VBAT								
43	_	VDD	VDD	VDD								
44	_	VSS	VSS	VSS								
45	M4	PTE24	ADC0_SE17	ADC0_SE17	PTE24	CAN1_TX	UART4_TX			EWM_OUT_b		
46	K5	PTE25	ADC0_SE18	ADC0_SE18	PTE25	CAN1_RX	UART4_RX			EWM_IN		
47	K4	PTE26	DISABLED		PTE26		UART4_CTS_ b	ENET_1588_ CLKIN		RTC_CLKOUT	USB_CLKIN	
48	J4	PTE27	DISABLED		PTE27		UART4_RTS_ b					
49	H4	PTE28	DISABLED		PTE28							
50	J5	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK	TSI0_CH1	PTA0	UARTO_CTS_ b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	EZP_CLK
51	J6	PTA1	JTAG_TDI/ EZP_DI	TSI0_CH2	PTA1	UARTO_RX	FTM0_CH6				JTAG_TDI	EZP_DI
52	K6	PTA2	JTAG_TDO/ TRACE_SWO/ EZP_DO	TSIO_CH3	PTA2	UARTO_TX	FTM0_CH7				JTAG_TDO/ TRACE_SWO	EZP_DO
53	K7	PTA3	JTAG_TMS/ SWD_DIO	TSI0_CH4	PTA3	UARTO_RTS_ b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
54	L7	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b	TSI0_CH5	PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
55	M8	PTA5	DISABLED		PTA5		FTM0_CH2	RMIIO_RXER/ MIIO_RXER	CMP2_OUT	I2S0_RX_ BCLK	JTAG_TRST	
56	E7	VDD	VDD	VDD								
57	G7	VSS	VSS	VSS								
58	J7	PTA6	DISABLED		PTA6		FTM0_CH3				TRACE_ CLKOUT	
59	J8	PTA7	ADC0_SE10	ADC0_SE10	PTA7		FTM0_CH4				TRACE_D3	



144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
60	K8	PTA8	ADC0_SE11	ADC0_SE11	PTA8		FTM1_CH0			FTM1_QD_ PHA	TRACE_D2	
61	L8	PTA9	DISABLED		PTA9		FTM1_CH1	MIIO_RXD3		FTM1_QD_ PHB	TRACE_D1	
62	M9	PTA10	DISABLED		PTA10		FTM2_CH0	MII0_RXD2		FTM2_QD_ PHA	TRACE_D0	
63	L9	PTA11	DISABLED		PTA11		FTM2_CH1	MIIO_RXCLK		FTM2_QD_ PHB		
64	K9	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CANO_TX	FTM1_CH0	RMIIO_RXD1/ MIIO_RXD1		I2S0_TXD	FTM1_QD_ PHA	
65	J9	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CANO_RX	FTM1_CH1	RMIIO_RXDO/ MIIO_RXDO		12S0_TX_FS	FTM1_QD_ PHB	
66	L10	PTA14	DISABLED		PTA14	SPI0_PCS0	UARTO_TX	RMIIO_CRS_ DV/ MIIO_RXDV		I2S0_TX_ BCLK		
67	L11	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_RX	RMIIO_TXEN/ MIIO_TXEN		12S0_RXD		
68	K10	PTA16	DISABLED		PTA16	SPI0_SOUT	UARTO_CTS_ b	RMIIO_TXD0/ MIIO_TXD0		12S0_RX_FS		
69	K11	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UARTO_RTS_ b	RMIIO_TXD1/ MIIO_TXD1		I2SO_MCLK	I2SO_CLKIN	
70	E8	VDD	VDD	VDD								
71	G8	VSS	VSS	VSS								
72	M12	PTA18	EXTAL	EXTAL	PTA18		FTM0_FLT2	FTM_CLKIN0				
73	M11	PTA19	XTAL	XTAL	PTA19		FTM1_FLT0	FTM_CLKIN1		LPT0_ALT1		
74	L12	RESET_b	RESET_b	RESET_b								
75	K12	PTA24	DISABLED		PTA24			MII0_TXD2		FB_A29		
76	J12	PTA25	DISABLED		PTA25			MIIO_TXCLK		FB_A28		
77	J11	PTA26	DISABLED		PTA26			MIIO_TXD3		FB_A27		
78	J10	PTA27	DISABLED		PTA27			MIIO_CRS		FB_A26		
79	H12	PTA28	DISABLED		PTA28			MII0_TXER		FB_A25		
80	H11	PTA29	DISABLED		PTA29			MII0_COL		FB_A24		
81	H10	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8/ TSI0_CH0	ADC0_SE8/ ADC1_SE8/ TSI0_CH0	PTB0/ LLWU_P5	12C0_SCL	FTM1_CH0	RMIIO_MDIO/ MIIO_MDIO		FTM1_QD_ PHA		
82	H9	PTB1	ADC0_SE9/ ADC1_SE9/ TSI0_CH6	ADC0_SE9/ ADC1_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1	RMII0_MDC/ MII0_MDC		FTM1_QD_ PHB		
83	G12	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	UARTO_RTS_ b	ENETO_1588_ TMR0		FTM0_FLT3		
84	G11	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	UARTO_CTS_ b	ENETO_1588_ TMR1		FTM0_FLT0		
85	G10	PTB4	ADC1_SE10	ADC1_SE10	PTB4			ENETO_1588_ TMR2		FTM1_FLT0		
86	G9	PTB5	ADC1_SE11	ADC1_SE11	PTB5			ENET0_1588_ TMR3		FTM2_FLT0		

### K60 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.



#### rmout

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
87	F12	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23			
88	F11	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22			
89	F10	PTB8			PTB8		UART3_RTS_ b		FB_AD21			
90	F9	PTB9			PTB9	SPI1_PCS1	UART3_CTS_ b		FB_AD20			
91	E12	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX		FB_AD19	FTM0_FLT1		
92	E11	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX		FB_AD18	FTM0_FLT2		
93	H7	VSS	VSS	VSS								
94	F5	VDD	VDD	VDD								
95	E10	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_SOUT	UARTO_RX		FB_AD17	EWM_IN		
96	E9	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_SIN	UARTO_TX		FB_AD16	EWM_OUT_b		
97	D12	PTB18	TSI0_CH11	TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_ BCLK	FB_AD15	FTM2_QD_ PHA		
98	D11	PTB19	TSI0_CH12	TSI0_CH12	PTB19	CANO_RX	FTM2_CH1	I2SO_TX_FS	FB_OE_b	FTM2_QD_ PHB		
99	D10	PTB20			PTB20	SPI2_PCS0			FB_AD31	CMP0_OUT		
100	D9	PTB21			PTB21	SPI2_SCK			FB_AD30	CMP1_OUT		
101	C12	PTB22			PTB22	SPI2_SOUT			FB_AD29	CMP2_OUT		
102	C11	PTB23			PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28			
103	B12	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTRG	12S0_TXD	FB_AD14			
104	B11	PTC1/ LLWU_P6	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_ b	FTM0_CH0	FB_AD13			
105	A12	PTC2	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS_ b	FTM0_CH1	FB_AD12			
106	A11	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	FB_CLKOUT			
107	H8	VSS	VSS	VSS								
108	_	VDD	VDD	VDD								
109	A9	PTC4/ LLWU_P8			PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11	CMP1_OUT		
110	D8	PTC5/ LLWU_P9			PTC5/ LLWU_P9	SPI0_SCK		LPT0_ALT2	FB_AD10	CMP0_OUT		
111	C8	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG		FB_AD9			
112	B8	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			FB_AD8			
113	A8	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		I2S0_MCLK	I2SO_CLKIN	FB_AD7			
114	D7	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9			I2S0_RX_ BCLK	FB_AD6	FTM2_FLT0		
115	C7	PTC10	ADC1_SE6b/ CMP0_IN4	ADC1_SE6b/ CMP0_IN4	PTC10	I2C1_SCL		12S0_RX_FS	FB_AD5			



144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
116	В7	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA		12S0_RXD	FB_RW_b			
117	A7	PTC12			PTC12		UART4_RTS_ b		FB_AD27			
118	D6	PTC13			PTC13		UART4_CTS_ b		FB_AD26			
119	C6	PTC14			PTC14		UART4_RX		FB_AD25			
120	В6	PTC15			PTC15		UART4_TX		FB_AD24			
121	-	VSS	VSS	VSS								
122	I	VDD	VDD	VDD								
123	A6	PTC16			PTC16	CAN1_RX	UART3_RX	ENETO_1588_ TMR0	FB_CS5_b/ FB_TSIZ1/ FB_BE23_16_ b			
124	D5	PTC17			PTC17	CAN1_TX	UART3_TX	ENETO_1588_ TMR1	FB_CS4_b/ FB_TSIZ0/ FB_BE31_24_ b			
125	C5	PTC18			PTC18		UART3_RTS_ b	ENET0_1588_ TMR2	FB_TBST_b/ FB_CS2_b/ FB_BE15_8_b			
126	B5	PTC19			PTC19		UART3_CTS_ b	ENET0_1588_ TMR3	FB_CS3_b/ FB_BE7_0_b	FB_TA_b		
127	A5	PTD0/ LLWU_P12			PTD0/ LLWU_P12	SPI0_PCS0	UART2_RTS_ b		FB_ALE/ FB_CS1_b/ FB_TS_b			
128	D4	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_CTS_ b		FB_CS0_b			
129	C4	PTD2/ LLWU_P13			PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX		FB_AD4			
130	B4	PTD3			PTD3	SPI0_SIN	UART2_TX		FB_AD3			
131	A4	PTD4/ LLWU_P14			PTD4/ LLWU_P14	SPI0_PCS1	UARTO_RTS_ b	FTM0_CH4	FB_AD2	EWM_IN		
132	A3	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_CTS_ b	FTM0_CH5	FB_AD1	EWM_OUT_b		
133	A2	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UARTO_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		
134	M10	VSS	VSS	VSS								
135	F8	VDD	VDD	VDD								
136	A1	PTD7			PTD7	CMT_IRO	UARTO_TX	FTM0_CH7		FTM0_FLT1		
137	C9	PTD8	DISABLED		PTD8	I2C0_SCL	UART5_RX			FB_A16		
138	В9	PTD9	DISABLED		PTD9	I2C0_SDA	UART5_TX			FB_A17		
139	В3	PTD10	DISABLED		PTD10		UART5_RTS_ b			FB_A18		
140	B2	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CTS_ b	SDHC0_ CLKIN		FB_A19		



#### rmout

144 LQFP	144 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
141	B1	PTD12	DISABLED		PTD12	SPI2_SCK		SDHC0_D4		FB_A20		
142	C3	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21		
143	C2	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22		
144	C1	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23		

### 8.2 K60 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.






Figure 30. K60 144 LQFP Pinout Diagram



#### nevision History

	1	2	3	4	5	6	7	8	9	10	11	12	
A	PTD7	PTD6	PTD5	PTD4	PTD0	PTC16	PTC12	PTC8	PTC4	NC	PTC3	PTC2	A
В	PTD12	PTD11	PTD10	PTD3	PTC19	PTC15	PTC11	PTC7	PTD9	NC	PTC1	PTC0	В
С	PTD15	PTD14	PTD13	PTD2	PTC18	PTC14	PTC10	PTC6	PTD8	NC	PTB23	PTB22	С
D	PTE2	PTE1	PTE0	PTD1	PTC17	PTC13	PTC9	PTC5	PTB21	PTB20	PTB19	PTB18	D
E	PTE6	PTE5	PTE4	PTE3	VDD	VDD	VDD	VDD	PTB17	PTB16	PTB11	PTB10	E
F	PTE10	PTE9	PTE8	PTE7	VDD	VSS	VSS	VDD	PTB9	PTB8	PTB7	PTB6	F
G	VOUT33	VREGIN	PTE12	PTE11	VREFH	VREFL	VSS	VSS	PTB5	PTB4	PTB3	PTB2	G
н	USB0_DP	USB0_DM	VSS	PTE28	VDDA	VSSA	VSS	VSS	PTB1	PTB0	PTA29	PTA28	н
J	ADC0_DP1	ADC0_DM1	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	PTE27	PTA0	PTA1	PTA6	PTA7	PTA13	PTA27	PTA26	PTA25	J
к	ADC1_DP1	ADC1_DM1	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	PTE26	PTE25	PTA2	РТАЗ	PTA8	PTA12	PTA16	PTA17	PTA24	к
L	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC1_OUT/ CMP2_IN3/ ADC1_SE23	RESERVED	VBAT	PTA4	РТА9	PTA11	PTA14	PTA15	RESET_b	L
М	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	PTE24	NC	EXTAL32	XTAL32	PTA5	PTA10	VSS	PTA19	PTA18	м
		,	2	4		-	7			10	- 11	12	,

Figure 31. K60 144 MAPBGA Pinout Diagram

# 9 Revision History

The following table provides a revision history for this document.

**Table 53. Revision History** 

Rev. No.	Date	Substantial Changes
1	11/2010	Initial public revision

Table continues on the next page...

K60 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.



# Table 53. Revision History (continued)

Rev. No.	Date	Substantial Changes
2	3/2011	Many updates throughout
3	3/2011	Added sections that were inadvertently removed in previous revision
4	3/2011	Reworded I <sub>IC</sub> footnote in "Voltage and Current Operating Requirements" table.
		Added paragraph to "Peripheral operating requirements and behaviors" section.
		Added "JTAG full voltage range electricals" table to the "JTAG electricals" section.
5	6/2011	<ul> <li>Changed supported part numbers per new part number scheme</li> <li>Changed DC injection current specs in "Voltage and current operating requirements" table</li> <li>Changed Input leakage current and internal pullup/pulldown resistor specs in "Voltage and current operating behaviors" table</li> <li>Split Low power stop mode current specs by temperature range in "Power consumption operating behaviors" table</li> <li>Changed typical I<sub>DD VBAT</sub> spec in "Power consumption operating behaviors" table</li> <li>Added ENET and LPTMR clock specs to "Device clock specifications" table</li> <li>Changed Minimum external reset pulse width in "General switching specifications" table</li> <li>Changed PLL operating current in "MCG specifications" table</li> <li>Added footnote to PLL period jitter in "MCG specifications" table</li> <li>Changed Supply current in "Oscillator Dc electrical specifications" table</li> <li>Changed Operating voltage in "EzPort switching specifications" table</li> <li>Changed Operating voltage in "EzPort switching specifications" table</li> <li>Changed title of "FlexBus switching specifications" table</li> <li>Changed TlexBus full range switching specifications" table</li> <li>Changed ADC asynchronous clock source specs in "16-bit ADC characteristics" table</li> <li>Changed ADC asynchronous clock source specs in "16-bit ADC characteristics" table</li> <li>Changed Input DC current to "16-bit ADC with PGA characteristics" table</li> <li>Changed Anolage comparator initialization delay in "Comparator and 6-bit DAC electrical specifications"</li> <li>Changed Code-to-code settling time, DAC output voltage range low, and Temperature coefficient offset voltage in "12-bit DAC operating behaviors" table</li> <li>Changed Regulator output voltage in "USB VREG electrical specifications" table</li> <li>Changed DSPI_SCK cycle time specs in "USB VREG electrical specifications" table</li> <li>Changed DSPI_SCK to DSPI_SOUT valid spec in "Slave mode DSPI timing (high-speed mode)" table</li> <li>Changed DSPI_SCK to</li></ul>
		Changed Reference oscillator current source base current spec and added Low-power current adder footer in "TSI electrical specifications" table



#### nevision History

# Table 53. Revision History (continued)

Rev. No.	Date	Substantial Changes
6	01/2012	<ul> <li>Added AC electrical specifications.</li> <li>Replaced TBDs with silicon data throughout.</li> <li>In "Power mode transition operating behaviors" table, removed entry times.</li> <li>Updated "EMC radiated emissions operating behaviors" to remove SAE level and also added data for 144LQFP.</li> <li>Clarified "EP7" in "EzPort switching specifications" table and "EzPort Timing Diagram".</li> <li>Added "ENOB vs. ADC_CLK for 16-bit differential and 16-bit single-ended modes" figures.</li> <li>Updated I<sub>DD_RUN</sub> numbers in 'Power consumption operating behaviors' section.</li> <li>Clarified 'Diagram: Typical IDD_RUN operating behavior' section and updated 'Run mode supply current vs. core frequency — all peripheral clocks disabled' figure.</li> <li>In 'Voltage reference electrical specifications' section, updated C<sub>L</sub>, V<sub>tdrift</sub>, and V<sub>vdrift</sub> values.</li> <li>In 'USB electrical specifications' section, updated V<sub>DP_SRC</sub>, I<sub>DDstby</sub>, and 'V<sub>Reg33out</sub> values.</li> </ul>
7	02/2013	<ul> <li>In "ESD handling ratings", added a note for I<sub>LAT</sub>.</li> <li>Updated "Voltage and current operating requirements".</li> <li>Updated "Voltage and current operating behaviors".</li> <li>Updated "Power mode transition operating behaviors".</li> <li>Updated "EMC radiated emissions operating behaviors" to add MAPBGA data.</li> <li>In "MCG specifications", updated the description of f<sub>ints_t</sub>.</li> <li>In "16-bit ADC operating conditions", updated the max spec of V<sub>ADIN</sub>.</li> <li>In "16-bit ADC electrical characteristics", updated the temp sensor slope and voltage specs.</li> <li>Updated "I2C switching specifications".</li> <li>In "SDHC specifications", removed the operating voltage limits and updated the SD1 and SD6 specs.</li> <li>In "I2S switching specifications", added separate specification tables for the full operating voltage range.</li> </ul>



#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2011-2013 Freescale Semiconductor, Inc.



Document Number: K60P144M100SF2

Rev. 7, 02/2013

