



Example : Design of a Moore FSM that detects overlapping Seg "101"



Step 1: Create a Moore FSD - Finite State Diagram



Design of Moore FSM that detects Overlapping Sequence "101" - Cont.

Step 2: Determine the minimum number of bits required to store the states

$$\text{Number of bits} = \log_2 [k] = \log_2 [4] = 2$$

$$k = \# \text{ of states}$$

Step 3: From the FSD, create the Truth table for NSG & DG

$$A = 00, \quad B = 01$$

$$C = 10, \quad D = 11$$

NSG


	Current state		Input X	Next state		
	q ₁	q ₀		d ₁	d ₀	
1	A	0 0	X	0 0	0 0	A
2		0 0	1	0 1	0 1	B
3	B	0 1	X	1 0	1 0	C
4		0 1	1	0 1	0 1	B
5	C	1 0	X	0 0	0 0	A
6		1 0	1	1 1	1 1	D
7	D	1 1	X	1 0	1 0	C
8		1 1	1	0 1	0 1	B

Step 3 - Cont

Design of a moore FSM that detects Overlapping Sequence "101"

Step 3: Create Output Generator (OG)

Current state		OG	
	q_1	q_0	output
1	0	0	A
2	0	1	B
3	1	0	C
4	1	1	D



$clk = \text{clock signal}$

Design of a Moore FSM that detects Overlapping Sequence "101"

Step 4: From the truth table, Determine Min SOP for each of the states - var d_1, d_0 , output Z

$$d_1 = \overline{x} \cdot \bar{q}_1 q_0 + x \cdot q_1 \bar{q}_0 + \bar{x} \cdot q_1 q_0 \\ = \overline{x} \cdot \bar{q}_1 q_0 + x \cdot \bar{q}_1 q_0 + x \cdot \bar{q}_1 \bar{q}_0 \\ = \overline{x} (\underbrace{\bar{q}_1 q_0 + q_1 q_0}_{q_0=0}) + x \cdot \bar{q}_1 \bar{q}_0$$

$$\begin{cases} q_0 = 0 \\ q_0 = 1 \end{cases} \quad \downarrow \quad q_0$$

Complement Law
$\bar{q}_0 (\bar{q}_1 + q_1)$
$\bar{q}_0 \cdot 1$
\bar{q}_0

$$= \overline{x} \cdot \bar{q}_0 + x \cdot \bar{q}_1 \bar{q}_0$$

$$d_1 = \boxed{\overline{x} \cdot \bar{q}_0 + x \cdot q_0 \bar{q}_0}$$

$$d_0 = \boxed{x}; \quad Z = q_1 q_0$$


$$\underbrace{\bar{q}_1 q_0 + q_1 \bar{q}_0}_{q_0=0} \Leftrightarrow q_0$$

$$q_0 = 0 \Rightarrow \text{whole expression} = 0$$


$$\bar{q}_1 \cdot 0 + q_1 \cdot 0 =$$

Design of a Moore FSM that Detects "101" Sequence

Step 5: Built or design the circuit that detects sequence "101"



D flip Flops



$CLK = \text{Clock}$


$d_0 = \text{Input (bit)}$

$q_0 = \text{Output}$


$\bar{q}_0 = \text{Inverted Output}$

Design of Mealy FSM - Overlapping Sequence "101"

* Mealy output is assigned to the arcs and not to the states



Step 1: Create a Mealy Finite state Diagram



Design of Mealy FSM - Overlapping Sequence "101"

Step 2: Determine the Min number of states/bits required to store the states

$$\text{Number of bits} = \log_2[k] = \log_2[3] \approx 2$$

K = Total # of states

Step 3: From FSD, Create the state table.
Let 00 = A, 01 = B, 10 = C, 11 = D.

NSG / OG

	Current states z_1, z_0	Input x	Next state o_1, o_0		Z
			o_1	o_0	
1	A	0 0	0	0 0	A
2		0 0	1	0 1	B
3	B	0 1	0	1 0	C
4		0 1	1	0 1	B
5	C	1 0	0	0 0	A
6		1 0	1	0 1	B
7	D	1 1	0	1 1	D
8		1 1	1	1 1	D

Design of Mealy FSM - Overlapping Sequence "101"

Step 4: Determine the logical Expression


$$d_1 = q_0 \bar{x}$$

$$d_1 = q_0 \bar{q}_1 \bar{x}$$


$$d_0 = x$$

$$z = q_1 x$$

Step 5: Draw the Circuit Diagram



Example : Design of mealy Finite state machine that detects NON-OVERLAPPING Sequence "101"



Step 1: Create a mealy FSD - Finite state Diagram.

Let $A = 00$, $B = 01$, $C = 10$, $D = 11$

