Lab report Digital Design (EDA322)

Group 01
Erik Thorsell1
Robert Gustafsson

February 20, 2015

Contents

1	Intr	oduction	1	
2	Method			
	2.1	Arithmetic and Logic Unit (ALU)		
	2.2	Top-level Design	3	
	2.3	Controller	4	
	2.4	Processor's Testbench	5	
	2.5	ChAcc on Nexys 3 board	6	
	2.6	Performance, Area and Power Analysis $(Optional)$	7	
3	Analysis			
A	Appendix			

1 Introduction

Understanding the complex architecture of a modern central processing unit can seem difficult, at best. This report aims to give a brief introduction to the functionality, development process and finished version of the ChAcc processor. The report covers the development of: the ALU and its parts, the design of the registers and memory components, the bus and the controller unit. The finished product was later tested exstensively and programmed onto an FPGA (Field-Programmable Gate Array). The last two sections covers this.

2 Method

2.1 Arithmetic and Logic Unit (ALU)

The ALU (Arithmetic and Logic Unit) is one of the core components in a CPU (Central Processing Unit). As the name vouches the ALU is in control of the operations between operands. An ordinary ALU does arithmetic as well as logic operations, however the ChAcc (Chalmers Accumulator) processor comes with a slightly reduced set of instructions. Because of this the ChAcc ALU is limited to the operations: addition, subtraction as well as the logical operations nand (not and), not, aswell as a comparison operation. One should also note that the operations are only supported for unsigned numbers.

The purpose of the laboration was to implement the ALU, mentioned above, in VHDL. Broken into several stages the first one was to implement an RCA (Ripple Carry Adder), composed of multiple full adders. Briefly, an RCA is a simple adder that can easily be scaled to handle input of various sizes. This is since an RCA is simply a chain of full adders that each takes three bits as input and returns the sum of them aswell as a carry out. These inputs are the two bits that are to be added aswell as a carry in. In our case the inputs to the ALU are composed of two eight bit, unsigned, numbers leaving us with total of eight full adders in the chain.




Figure 1: A full adder, decscribed with logical gates.

Using the dataflow design for our full adders the logic was pretty straight forward. The truth table, given in the laboration description, for a full adder speaks for itself and after minimizing the table we moved onto the more interesting part of the laboration, the RCA.

The structural design style of VHDL lets one create instances of already programmed components and was used to create the RCA. After creating eight instances of the full adder it was simply a matter of passing the right arguments to each of the full adders. The least significant bit of each input gets send to the first full adder, along with the carry in, which returns the least significant bit of the sum as well as a first carry out. The second to least significant bits of each input is then send to the second full adder along with the carry out from the first full adder. This is repeated eight times and the carry out of the eight full adder is the carry out of the RCA. The correctness of the RCA was easily verified by the use of a "do-file".




Figure 2: A ripple carry adder, composed out of 4 full adders.

The comparison operation compares two operands and calculates wether or not they are equal. When this is done the corresponding flag (Equal, EQ or Not Equal, NEQ) is asserted. Implementing the component was straight forward and since the instructions specifies one must not use the behavioral design style we opted to use the dataflow style. A for .. generate statement was used to improve readability aswell as reduce the amount of code in the file. A bitwise comparison checks if the n:th bit of any input differs by the use of an xor gate. For every iteration of the loop, the output of the gate is stored in a temporary signal which is then also used in the loop by the use of an or operation which is done with the new result and the old.

When the loop is done the temporary signal is asserted to the EQ flag, and it is a simple matter of inverting the signal to get the NEQ flag.

The third task of the laboration was composed of writing the implementation for the subtraction, the not and nand operations, as well as an *isOutZero* signal. Ofcourse one also has to be able to choose between the operations,

this ability was implemented using a 4-to-1 multiplexer.

The subtraction operation was simply a matter of performing an addition with one of the operands two complements representation. This is achieved by inverting the operand and then add 1 to it. An xor with eight ones with one of the operands as well as adding a carry in to the RCA input solves this. The nand operation is self explained and is achieved by inverting an and with the two operands. The not operation returns the first operand $(ALU_{-}inA)$ inverted. isOutZero is done by performing a bitwise or of the output from the multiplexer.

2.2 Top-level Design

Implementing the top-level design of the ChAcc processor included the implementation of storage components, such as memory, registers and the bus, as well as initializing the memory components, and connecting all the datapath components together.

Firstly we created a generic register with asynchronus reset making use of the behavioral design in VHDL. A simple process, triggered by either the clock or the reset signal, firstly checks if the register is to be reseted or not. The register will be reset if and only if the reset signal is 0. However if the reset signal is 1 the process checks if the clock signal was caused by a rising edge and if that is the case the register will be written to if, and only if, the registers load signal is 1.

```
PROCESS(ARESETN, CLK)

BEGIN

IF ARESETN = '0' THEN

output <= (OTHERS => '0');

ELSIF rising_edge(CLK) THEN

IF loadEnable = '1' THEN

output <= input;

END IF;

END IF;

END PROCESS;
```

A register holds only one signal at the time so for larger portions of data the ChAcc has two memories - one for the instructions and one for the data. ChAcc has two memories instead of one since it follows the Hardvard architecture. however making use of generics - as with the register - we only had to implement one, and when implementing the top-level design we instanciated the two memories with generic maps and different init files. The picture below shows read/write operations to a memory.




Figure 3: Read and write to a memory.

The processor bus was implemented using a 4 to 1 multiplexer along with some extra logic to incorperate the four control signals into one bit. We mimized the expression with the four signals and opted to default to the EXTDATA signal. Two or gates were needed to get the desired functionality.

2.3 Controller

While designing the top level of the ChAcc processor we were provided with a *mock controller*, that acted purely as a place holder. However when that asignment was done we were to implement our very own controller. The controller is used to pass the correct instructions to the correct components of the ChAcc processor at the right time. In order to accomplish this we implemented a Mealy machine, divided into three processes. A Mealy machine is an FSM (Finite-State Machine) whose output values depends both on the current state - as well as the current input - of the machine. A complete diagram of the FSM, as well as code examples for the three processes, can be found in the appendix.

The ChAcc processor's specification documented provided describes the working of the controller, and the document also specifies which signals are to be set and reset during which operations. This information is crucial in order to implement the controller and was of great use to us.

When the controller was implemented we were provided with a testbench to be run in the simulation software. The testbench tested a couple of operations e.g. adding, subtracting, reading and writing from memory, etc. Unfortunately our processor did not pass the test on our first attempt and we spend many hours trying to figure out why. The problem was finally solved by rewriting our FSM. Our first implementation made use of some logical minimization in order decide what state to enter, however the software seemed not to approve of this and our final implementation uses a simple case statement instead.




Figure 4: A run of the testbench provided.

2.4 Processor's Testbench

In order to test the correctness of our implementation of the ChAcc processor we created a testbench. We were with provided two files to initialize our memories with, as well as five files to compare the output of our ChAcc processor with.

The testbench is divided into two parts. A reading part and a comparison part. For each "comparision file" we created one reading process and one comparison process. The reading process simply reads each line of the provided file and transforms the given row into a standard logic vector which can be compared to the output of the ChAcc processor.

The comparison process compares the output from the read file with the signal from the ChAcc processor. If they differ an error has occured and we report this to the user, the testbench also terminates due to the severity of the error.

In order to terminate the testbench after a successfull run, the testbench

is programmed to end when the display register outputs the decimal number 144, a simple if statement checks the disp2seg signal and if the signal equals 144 the test is declared successful.

The files with data differs in length so if no errors occur throughout the comparison process for one process we simply wait for the other processess to continue and for disp2seg to reach decimal 144.

2.5 ChAcc on Nexys 3 board

After completion of the testbench we synthesized our implementation of the ChAcc processor with the intention to program it onto an FPGA. During synthesization the software used (XILINX ISE Design Suite) reported a couple of warnings, mostly regarding problems with latches in our code. This was fixed by making sure all possible states were covered for all signals.

When the synthesization completed without warnings we programmed our bit-file onto the FPGA and started to make our way through the switches and jumpers on the FPGA. Unfortunately we got very inconsistent behaviour from the board and this was finally resolved by switching the board.

With a fresh board and a minor adjustment to the code (we now perfrom a logical and with every controll signal and the master_load_enable signal) everything worked as expected. The fibonacci sequence appeared in hexdecimal on the two rightmost seven-segment displays and continued incrementing until it reached E9 (decimal 233). The next value of the fibonacci sequence - decimal 377 - is larger than what we can represent with our 8-bit values.

The FPGA can show different values on the four seven-segment displays. For the two left displays these are: the lower eight bits of the instruction, the output from the data memory, the contents of the address register, and the content of the accumulator. The two right displays shows either the flags and opcode, the program counter, the bus data, or the contents of the

display register. The display register is the output wanted when looking for the fibonnaci sequence. However, the program counter is also quite interesting since the program is written as a loop. When stepping through the program the program counter increments from 0 to 6 and then goes back to 0.

2.6 Performance, Area and Power Analysis (Optional)

(max: 2 pages)

To be announced in the Lab7PM.

3 Analysis

With all labs completed it is - first of all - very interesting to see what we have created. At first it seemed like a far fetched goal to implement our very own control processing unit, but after four weeks we have a fully working unit programmed unto an actual silicon chip. Arithmetic and logical operations works flawlessly, we have implemented working memory components such as registers and memory arrays, a bus has been implemented to send data around the data path and everything is controlled by a controller. Last but not least, everything has been tested thoroughly and been proved to work!

During the creation of our ChAcc processor many questions arose, some which was eventually answered and some that until this day remains unanswered. For instance there are many VHDL specific questions regarding the syntax which seems unintuitive and right out weird, but those are probably better to ventilate in another forum.

The most difficult laboration was by far the forth one. As has already been mentioned we had major difficulties completing the forth lab and we spent many hours trying to solve the problem with our FSM. The problem remains unresolved unto this day and concerened how we choosed state depending on the operational code. We had minimized the operational code with karnaugh diagrams but this implementation did not work, at all. During a compare instruction the FSM entered a state that it was not supposed to be able to enter. Several lab assistants, and even the examinator himself, spend additional time helping us but we all reached the same conclussion: our code should have worked.

However, this was eventually solved and the fifth, sixth and seventh lab

was completed without further - weird - issues. There were, of course, problems that appeared during the labs but none that was not resolved by logical reasoning.

Finally, the labs have taught us a lot and even though we have barely scratched the surface of VHDL we have gained a good foundation to keep building from.

Summarize your results after performing all the labs (2, 3, 4 and 5).

Mention and discuss interesting findings and observations, as well as difficulties in completing some of the tasks of the four last labs.

After looking at your results, draw conclusions and describe briefly the learning outcome, that is what have you learnt by performing these labs?

A Appendix




Figure 5: Mealy Finite-State Machine.

```
PROCESS(CLK, ARESETN)

BEGIN

IF ARESETN = '0' THEN
        current_state <= FE;

ELSE

IF (rising_edge(CLK) THEN
        IF master_load_enable = '1' THEN
            current_state <= next_state;
        END IF;

END IF;

END IF;

END PROCESS
```

The first third of the FSM.

Mealy FSM				
State	Opcode	Signals		
	000X, 0101, 0110, 100X, 1111	instrLd		
	0010	instrLd, aluMd(0)		
	0011	instrLd, aluMd(1)		
FE	0100	instrLd, $aluMd(1)$, $aluMd(0)$		
	0111, 1010	instrLd, acc2bus		
	1011	instrLd, ext2bus		
	1100 - 1110	instrLd, im2bus		
	000X, 0101, 0110, 1001	instrLd, dataLd		
	0010	instrLd, dataLd, aluMd(0)		
	0011	instrLd, dataLd, aluMd(1)		
	0100	instrLd, dataLd, aluMd(1),		
DE		$\operatorname{aluMd}(0)$		
	0111	instrLd, acc2bus		
	1010	instrLd, dataLd, acc2bus		
	1011	pcLd, instrLd, dmWr, ext2bus		
	110X, 1110	pcSel*, pcLd, instrLd, im2bus		
	1111	instrLd		
$_{ m DE*}$	100X	instrLd, addrMd, dataLd		
	1010	instrLd, acc2bus		
	000X	pcLd, instrLd, flagLd, accLd,		
		dmRd		
	0010	pcLd, instrLd, flagLd, accLd,		
-		dmRd, aluMd(0)		
EX	0011	pcLd, instrLd, flagLd, accLd,		
	0100	dmRd, $aluMd(1)$		
	0100	pcLd, instrLd, flagLd, accLd,		
	0101	$\operatorname{aluMd}(1), \operatorname{aluMd}(0)$		
	0101	pcLd, instrLd, flagLd, dmRd		
	0110	pcLd, instrLd, accSel, accLd,		
	1000	dmRd		
	1000	pcLd, flagLd, accLd, dmRd		
	1001	pcLd, flagLd, accSel, accLd, dmRd		
	1111	pcLd, instrLd, dispLd		
	0111	pcLd, instrLd, dmWr, acc2bus		
ME	1010	pcLd, instrLd, addrMd,		
	1010	dmWr, acc2bus		
		diii 111, acc20us		

 $The\ complete\ table\ of\ states\ and\ corresponding\ signals.$

```
PROCESS(current_state, opcode)
BEGIN
CASE current_state IS
    WHEN FE \Rightarrow
         next_state <= DE;
    WHEN DE \Longrightarrow
         CASE opcode IS
              WHEN "0000" \Rightarrow next_state \Leftarrow EX;
              WHEN "...." => next_state <= ...;
         END CASE;
    WHEN DES =>
         CASE opcode IS
         END CASE;
    WHEN ...
END CASE;
END PROCESS
```

The second part of the FSM.

```
PROCESS(current_state, opcode)
BEGIN
CASE opcode IS
    WHEN "0000" =>
         CASE current_state IS
              WHEN FE =>
                 v_{control} \ll (2 \implies '1', others \implies '0');
              WHEN DE =>
                 v_{control} \ll (2 \mid 5 \implies '1',
                                  others \Rightarrow '0');
              WHEN EX =>
                 v_{control} \ll (1 | 2 | 6 | 8 | 10 \implies '1',
                                  others \Rightarrow '0');
         END CASE;
    WHEN .... =>
END CASE;
END PROCESS
```

The third part of the FSM.