2025 Spring OOP Final Project Logic Simulator

Table of Contents

- 2025 Spring OOP Final Project Logic Simulator
 - Table of Contents
 - Introduction
 - Problem Formulation
 - Flowchart
 - Input Format
 - Output Format
 - Evaluation
 - Grading
 - Bounses
 - Report
 - Submission
 - Q&As
 - Contacts
 - Note
 - References
 - Truth Tables

Introduction


A logic simulator is a software program that mimics the behavior of digital logic circuits. It reads a netlist, which is a text-based description of a circuit made up of logic gates and wires, and simulates how signals such as 0, 1, and X (unknown) move through the circuit based on given input patterns.

Problem Formulation

Develop a logic simulator that reads a flattened, hierarchy-free Verilog netlist (.v) consisting of primitive gates (and, or, nand, nor, xor, xnor, buf, not), each with at most two inputs, as well as wire declarations and constant values (1'b1, 1'b0), and simulates the

circuit's behavior for each input pattern provided in a pattern file (.pat) containing values 0, 1, and X (unknown).


Flowchart



Input Format

Example netlist:

```
module FA (A, B, Cin, S, Cout);
        input A;
        input B;
 4
        input Cin;
 5
        output S;
 6
        output Cout;
 8
        wire P, G, n0;
9
        xor (P, A, B);
        and (G, A, B);
        xor (S, P, Cin);
        and (n0, P, Cin);
14
        or (Cout, n0, G);
    endmodule
```



Example pattern:

```
1 input A, B, Cin
2     0 1 0
3     1 0 1
4     1 X 1
5     1 1 0
6 .end
```

Output Format

Example output:

Evaluation

- 1. Verilog netlist parsing
 - Accurately parses primitive gates.
 - Correctly handles wire declarations and constant values.
- 2. Simulation engine
 - Implements correct logic for both 1-input and 2-input gates.
 - Properly propagates unknown values.
 - Ensures correct wire value updates using *topological sorting.
- 3. Object-oriented design (inheritance & polymorphism)
 - Defines an abstract base class (e.g. gate) with at least one pure virtual function (e.g. evaluate()).
 - Implements each gate type (e.g. <code>buf_gate</code> , <code>not_gate</code> , etc.) as a subclass that overrides the function.
 - Uses dynamic dispatch to evaluate gates polymorphically during simulation.
 - Includes proper use of virtual destructors to avoid memory issues.
- 4. Executable usage:

```
./ls -i *.v -p *.pat -o *.out
```

e.g.

```
./ls -i FA.v -p FA.pat -o FA.out
```

Grading

- Functionality: 60% (all specs in Evaluation are met)
- Performance (runtime): 30%
- Report: 10%

Naming error: -10 points

Bounses

- (5 points) The logic simulator will automatically detect combinational loops and multidriver nets in the netlist.
- (10 points) Generates functionally equivalent netlists with reduced gate counts based on the given Verilog file, including dff modules defined as follows:

```
1
   module dff (
2
    input clk,
      input rst n,
4
      input d,
5
      output reg q
6
  );
    always @(posedge clk or negedge rst n) begin
8
        if (!rst n)
9
             q <= 1'b0;
         else
         q <= d;
12
       end
13 endmodule
```

Report

Please write a short report explaining how your program works. Your report should include the following:

- 1. A brief overview of your project and what it does.
- 2. A description of how and where you used inheritance and polymorphism in the project.
- 3. Any bugs you encountered during development and how you resolved them.
- 4. Special features or bonus functionalities you added.
- 5. A summary of how you divided the work among team members, including each person's contribution percentage.
- 6. Your feedback on the project and a short conclusion.

Submission

- 1. File name:
 - Your final file must be named: student_ID.tar (e.g. 113511000_113511999.tar)
- 2. Inside the .tar file:

It should contain a folder named student ID, which has:

- Source code files (.h , .cpp)
- Makefile
- Report named student ID.pdf

3. How to make the .tar file:

```
tar cvf student_ID.tar student_ID
```

4. Submit to the New E3 before the deadline.

Q&As

Feel free to ask us via email.

Contacts

- TA1: Shin-Kuan, shinkuan318@gmail.com
- TA2: Chong-En, cehong.ee13@nycu.edu.tw
- TA3: Wei-Ting, wendy4741@gmail.com

Please direct all questions or requests to all TAs; messages sent to just one TA may go unanswered. To keep things fair, we'll post every Q&A in the shared discussion thread. We aim to respond within one day, so thanks in advance for your patience.

Note

Plagiarism is strictly prohibited. Code from the Internet cannot be used directly. If found, the score will be 0. We will report to professor Liu and handle the matter according to the relevant regulations.

References

- 1. Regular expressions library (since C++11)
- 2. Topological sorting

Truth Tables

AND Gate

A\B	0	1	X	Z
0	0	0	0	0
1	0	1	Χ	Χ
X	0	Χ	Χ	Χ
Z	0	Χ	Χ	Χ

OR Gate

A\B	0	1	X	Z
0	0	1	Χ	Χ
1	1	1	1	1
X	Χ	1	Χ	Χ
Z	Χ	1	Χ	Χ

NAND Gate

A \ B	0	1	X	Z
0	1	1	1	1
1	1	0	Χ	Χ
X	1	Χ	Χ	Χ
Z	1	Χ	Χ	Χ

NOR Gate

A\B	0	1	X	Z
0	1	0	Χ	Χ
1	0	0	0	0
X	Χ	0	Χ	Χ
Z	Х	0	Χ	Χ

XOR Gate

A\B	0	1	X	Z
0	0	1	Χ	Χ
1	1	0	Χ	Χ
X	Χ	Χ	Χ	Χ
Z	Χ	Χ	Χ	Χ

XNOR Gate

A\B	0	1	X	Z

0	1	0	Χ	Χ
1	0	1	Χ	Χ
X	Χ	Χ	Χ	Χ
Z	Χ	Χ	Χ	Χ

BUF Gate

A	Υ
0	0
1	1
Χ	Χ
Z	Χ

NOT Gate

A	Υ
1	0
0	1
Χ	Х
Z	Х