5 Register multiplication

Saturday, 15 February 2025 23

Implement additional instructions and/or hardware that can speed up EEP1 register multiplication. Limited to using no more than 64 full adders. (8 Issie adder blocks of 8 bits each)

Credit gained from:

- Solution
- Speed of solution in clock cycles, and its cost in hardware adders, with the "pure software" implementation in Lab 2
- · Knowing how your solution can be used in different contexts: for example, to implement signed and unsigned multiplication

To speed up EEP1 multiplication, this requires the definition of **additional ALU instruction in the ISA.** This is possible because some combination of bits in the machine work are not currently used. Specifically the MOV instruction does not use register C, the 3 bits specifying this are set to 0 for a normal MOV.


There are 7 **additional** MOV instructions, using machine code as for MOV with nonzero in the C register field INS(4:2) can be used. The assembler recognises MOVCn Ra Rb where n = 1..7 and generates the correct machine code. You may use any of these instructions in Lab 2 to interface with additional hardware. For example MOVC1 Ra, Rb could be used to implement Ra := Ra op Rb, where op is some new operation you have defined


5.2 Design Notes

Speeding up EEP1 multiplication requires the definition of additional ALU instructions in the ISA. This is possible because some combinations of bits in the machine work are not currently used. Specifically the MOV instruction does not use register C, the three bits specifying this are set to 0 for a normal MOV.

5.2.1 Implementing unused instructions

There are 7 additional MOV instructions, using machine code as for MOV with with nonzero in the c register field INS(4:2, can be used. The assembler recognises MOVCn Ra Rb where n=1..7 and generates the correct machine code. You may use any of these instructions in Lab 2 to interface with additional hardware. For example MOVC1 Ra, Rb could be used to implement Ra := Ra op Rb, where op is some new operation you have defined.





New logic:

The NOT gate is connected to the 8th bit bus selector at the ton



New logic:

The NOT gate is connected to the 8th bit bus selector at the top Therefore when bit 8 = 0, we assert 0 into the DEMUX and use INS(4:2) as our field C to select the MOVCn operation

In this case I have selected MOVC1 to be the operation to perform our multiplication


5.2.2 Adding to the datapath hardware

You can implement additional logic in and outputs from DPDECODE to control additional MUXes in the datapath. These MUXes can (only for the MOVCn instructions you decide to implement select the output of your hardware block(s) instead of the ALU. You can put your hardware on a separate sheet which you add as a component to the datapath sheet.

Use hierarchy to simplify your hardware design (this will also speed up design and testing!). As an example, look at the shift block you are given as part of EEP1. Be creative: you do not have to follow the examples

4


in the notes exactly. Reuse hardware whenever possible when two different and related operations need to be implemented.



New:
Connection between MUL output and input of DPDECODE block and ALU


5.2.3 Using your new hardware


Try to work out optimal sequences of instructions. Consider whether slightly different hardware could speed up the software.



Note:

LSB of the 9 bit output is the carry out bit from the 8 bit adder





Note:

Implemented "Russian Peasant Multiplication" method via hardware. This is for 8 bit multiplication.

MUX1 and MUX2 help with initialising the register at the beginning, then we pass through the output of the register after the first clock


SHIFT1 = LSR SHIFT2 = LSL

Bus comparator EQ1 acts as an enable for writing to the SUM register. Only when value A is odd will we write into the SUM register the sum of B and SUM


This implementation works for both signed and unsigned multiplication, however it takes longer for signed multiplication as we have to wait till A has been shifted all the way to $0x0000\ {\rm from}\ 0xFFXX$

MUX3 ensures that FLAGM is not one clock cycle behind MUL so that we are able to stall PC immediately

 $\begin{aligned} FlagM &= 1 \; (Multiplication \; is \; operating, \; therefore \; stall \; PC) \\ FlagM &= 0 \; (Multiplication \; is \; not \; operating) \end{aligned}$



New:




New: An additional MUX (MUX4 in sheet)

Only the result of othe multiplication is returned to terminal 0 of MUX2, depending if MUL is asserted or not. • MUL = 1 - Multiplication is enabled


To differentiate between using the immediate or the multiplication operation, we need the bus comparator on OP2SEL to ensure it is 00 and MUL is asserted to select our multiplication output

Testing of new multiplication hardware (8 bit multiplication):



Takes 4 clock cycles to execute multiplication

- <u>Limitation of implementation:</u>
 There is rubbish value (0x0000) while computing the multiplication
 Number of clock cycles needed for operation is highly dependent on the values used





9 cycles to execute multiplication in worst case (where Ra needs to shift all 8 bits to complete operation)