

Please help us bring you more  
MICRO CHART titles by using  
only plastic originals. Please  
DO NOT use paper copies.

MICRO CHARTS, Z80, 6502 & 65XX, 8080-8085, 8086-8088, 8048  
Family, UNIX SHELL, 54/7400 TTL pinouts, BASIC Algorithms,  
Words/char, Electronic Components, Sampling (IBM-PC/XT/AT & GW).

100%  
PLASTIC

Genuine colorful plastic MICRO CHARTS with crystal clear  
print are only \$5.95 each. To order list titles, add \$1 postage,  
and send check to Micro Logic, POB 174, Dept. 15,  
Hackensack, NJ 07602 (201) 342-6518.

INSTANT  
ACCESS

1987  
©

### HOW TO USE THIS MICRO CHART

The INSTRUCTION SET section describes each instruction and gives its addressing modes, assembler syntax, size, execution time, and effect on the flags.

The OPERANDS AND ADDRESSING section has general information on operand sizes, data organization in memory and registers, addressing modes, stacks, and queues.

The EXCEPTION PROCESSING section explains the 68000's response to errors, traps, interrupts, and other unusual conditions and its use of reserved memory locations.

The PINOUTS section lists the IC package pin numbers and signal names.

The ABBREVIATIONS section defines abbreviations used throughout this Micro Chart.

### OPERANDS AND ADDRESSING

INSTRUCTIONS: 1 to 5 words. Operation, register, length, and sometimes operand are given in first (Operation) word. 0-4 Extension words specify immediate data, source address, and destination address operands in that order; each, if present, is 1-2 words.

REGISTERS: Sixteen 32-bit general purpose registers consisting of eight Data registers (D0-D7) and eight Address Registers (A0-A7). One 32-bit Program Counter (PC), and one 16-bit Stack Register (SR). The Condition Code register (CCR) is the lower byte of the SR. A7 is the system Stack Pointer. One of two registers, SSP or USP, is used as A7; when one is active, the other is inaccessible; see Supervisor and User States below.

STATUS AND CONDITION CODE REGISTERS:

System Byte	User Byte (CCR)
Bit: 15	8 7 0
SR: T O S O O I I I O O O X N Z V C	

T: 1 = Trace mode, 0 = execute mode  
S: 1 = Supervisor state, 0 = User state  
III: Interrupt priority:  
    000 = 0 (lowest)  
X,N,Z,V,C = See Flags  
Other bits are unused zero

SUPERVISOR STATE: The CPU is in supervisor state when S=1. A7 is the SSP. All memory accesses are to the supervisor memory space. All instructions are allowed. Only these privileged instructions can switch the CPU to user state by clearing the S bit: ANDI to SR, EORI to SR, MOVE to SR, or ORI to SR.

USER STATE: The CPU is in user state when the S=0. A7 is the USP. All memory accesses are to the user memory space. An attempt to execute a privileged instruction will cause an exception. Only an exception can switch the CPU to the supervisor state.

### OPERANDS

BIT NUMBERS: Low order (least significant) bit is numbered 0.

OPERAND SIZES: Add suffix .B, .W, or .L to instruction mnemonic for byte (8 bits), word (16), or long word (32). The default size is word.

DATA REGISTER OPERANDS (D0-D7): can be 1, 8, 16, or 32 bits. Only low order part of register is used or changed for byte and word operands; high order part is not affected. Only one bit is used or changed for bit operations.

ADDRESS REGISTER OPERANDS (A0-A7): If destination, all 32 bits are affected, and SOURCE WORD OPERAND IS SIGN-EXTENDED TO 32 BITS BEFORE OPERATION. If source, all or low order half is used.

INDEX REGISTER (A0-A7 or D0-D7): Any address or data register can be used as a word (Xn.W, sign-extended low order word) or a long word (Xn.L) index register.

MEMORY OPERANDS: can be 1, 8, 16, or 32 bits. 1 byte per address. High order byte of word has same address (always even) as word; low order byte has next higher address (odd). Instructions and multibyte data start on even addresses. Long word at address N has second word at address N+2; second long word is at address N+4. Most significant digit of ECO byte is in high order bits; less significant digits are in low order word at higher addresses. The FC2-FC0 outputs distinguish program references from data references; all writes are data references; all operand reads except PC relative are data references.

FC2 FC1 F00 Cycle Type

L	L	(reserved for Motorola)
L	H	User Data
L	H	User Program
L	H	(reserved for user def.)
H	L	(reserved for Motorola)
H	L	Supervisor Data
H	H	Supervisor Program
H	H	Interrupt Acknowledge

The data bus strobes define how the data bus is used:

Data Strobes Bus Use

LDS\* LDS\* R/W# D15-D8 D7-D0

H	H	n	n
L	L	15-8	7-0
H	L	n	7-0
L	H	15-8	n
L	L	15-8	7-0
H	L	7-0m	7-0
L	H	15-8	15-8m

\* = Active low signal

H = High

L = Low

x = Don't care

n = No valid data

m = Maybe

### STACKS AND QUEUES

SYSTEM STACK: A7 is the system Stack Pointer used for subroutine calls. See Operands and Addressing. The stack grows from higher to lower addresses; SP points to last word pushed on stack; SP decrements before push, increments after pop. Any instruction using (-A7) as the destination operand is a push; any instruction using (A7)+ as the source operand is a pop.

USER STACK: To grow from higher address to lower address, use -(Ad) to push, (As)+ to pop; A points to top item. To grow from lower address to higher address, use (Ad)+ to push, -(As) to pop; A points to next free spot.

USER QUEUE: A FIFO list. To grow from lower address to higher address, use (Ad)+ to put, -(As) to get. To grow from higher address to lower address, use -(Ad) to put, (As)+ to get.

### ADDRESSING MODES

SOURCE/DESTINATION: Instructions that move data from a source to a destination are written in the form:

    mnemonic src,dst

IMPLIED: Operand is in one of these registers: CCR, PC, SR, SP, SSP, or USP. Example: TRAPV

QUICK IMMEDIATE (#da): 3-bit operand (1 to 8) is in operation word for ADDO and SUBO; 8-bit operand (-128 to +127) is in operation word for MOVEQ. Example: ADDO #7,D

IMMEDIATE (#da): Byte operand is in low order byte of extension word; word operand is in extension word; long word operand is in 2 extension words. Example: ORIB #87,D

ABSOLUTE SHORT (addr.L): Extension word, sign-extended to 32 bits, is address of operand. Example: ASL VARG.W

ABSOLUTE LONG (addr.L): Two extension words are 32-bit address of operand. Example: CLR COUNT.L

PROGRAM COUNTER RELATIVE WITH DISPLACEMENT (d16(PC)): Address of operand is sum of address of extension word and sign-extended displacement in extension word. Example: LEA LOOKUP(PC),A4

PROGRAM COUNTER RELATIVE WITH INDEX AND DISPLACEMENT (d16(PC,Xn)): Address of operand is sum of address of extension word, contents of index register, and sign-extended displacement in low byte of extension word. Index register can be any Address or Data register. Example: JMP NEXT(PC,D1.L)

DATA REGISTER DIRECT (Dn): Operand is in data register. Example: CLR.B D0

ADDRESS REGISTER DIRECT (An): Operand is in address register. Example: CMPA.L D0,A0

ADDRESS REGISTER INDIRECT ((An)): Address of operand is in address register. Example: LSR (A5)

ADDRESS REGISTER INDIRECT WITH PREDECREMENT (-An) OR POSTINCREMENT ((An)): Address of operand is in address register. Address register is decremented before use or incremented after use by 1, 2, or 4 depending on operand size. If size is byte and register is SP, adjustment is by 2, not 1. Examples: TAS -(A1) NEG.B (A6)

ADDRESS REGISTER INDIRECT WITH DISPLACEMENT (d16(Am)): Address of operand is sum of sign-extended extension word and address register contents. Example: EORI.B #\$55,LIGHTS(A2)

ADDRESS REGISTER INDIRECT WITH INDEX AND DISPLACEMENT (d16(An,Xn)): Address of operand is sum of address register contents, index register contents, and sign-extended displacement in LOW BYTE of extension word. Example: ROL.W BITAS(A0,A1.W)

### ASCII

LSD	0	1	2	3	4	5	6	7
0 000	NUL	OLE	SP	0	P	'	P	
1 0001	SOH	DC1	!	1	A	D	a	s
2 0010	STX	DC2	!	2	B	R	b	r
3 0011	ETX	DC3	#	3	C	S	c	s
4 0100	EOT	DC4	\$	4	D	T	d	t
5 0101	ENQ	NAK	%	5	E	U	e	u
6 0110	AC1	SYN	*	6	F	V	f	v
7 0111	BEL	ETB	:	7	G	W	g	w
8 1000	BS	CAN	(	8	H	X	h	x
9 1001	HT	EM	)	9	I	Y	i	y
A 1010	LF	SUB	*	J	K	Z	j	z
B 1011	VT	ESC	:	K	[	]	k	]
C 1100	FF	FS	,	L	M	]	l	]
D 1101	CR	GS	-	M	N			
E 1110	SO	RS	/	N	-			
F 1111	SI	US	?	O	-			

### EXCEPTION PROCESSING

The CPU's response to unusual internal or external conditions.

#### EXCEPTION VECTORS:

Number Addr Hex Hex Use CLks.Reads.Writes

0 00 00000 (Reset SSP; see note below)

1 00 0004 RESET\* 60,6

2 00 0008 Bus Error (BERR\*) 50,4.7

3 00 0010 Illegal Instruction 34,4.3

5 00 0014 Divide by zero 42,5.4

6 00 0018 CHK operand out of bounds

7 00 0019 TRAPV when V=1 34,4.3

8 00 0020 Privileged violation 34,4.3

9 00 0024 Trace 34,4.3

10 00 0028 Line 1010 emulator 34,4.3

11 00 0032 Line 1111 emulator 34,4.3

12 00 0033 (reserved)

13 00 0034 (reserved)

14 00 0038 (reserved)

15 0F 0040 (reserved)

16 10 0040 (reserved)

23 17 0005C (reserved)

24 18 00068 Spurious interrupt 44,5.3

25 19 00069 Ext interrupt 1 autovector 44,5.3

26 1A 0006A Ext interrupt 2 autovector 44,5.3

28 10 00070 Ext interrupt 4 autovector 44,5.3

29 10 00074 Ext interrupt 5 autovector 44,5.3

30 1E 00078 Ext interrupt 6 autovector 44,5.3

31 1F 0007C Ext interrupt 7 autovector 44,5.3

32 20 00080 TRAP #0 instruction 38,4.4

to to to

47 2F 000BC TRAP #15 instruction 38,4.4

48 30 000C (reserved)

to to to

63 3F 000FC (reserved)

64 40 00100 0th User interrupt 44,5.3

to to to

255 FF 000FC 191st User interrupt 44,5.3

Vectors 0 and 1 are in Supervisor Program memory space; all others are in Supervisor Data memory space.

EXCEPTION VECTORS: Each (except 0) holds the long word address of an exception handling routine. Vector 0 is not a vector; it is the value loaded into the SSP after a RESET\*.

VECTOR NUMBER: Provided by CPU or external logic. When multiplied by four, gives address of vector.

EXCEPTION PROCESSING TIMES: CLks is the number of CPU CLK cycles to process the exception and fetch the first two words of the handler routine. Assumes a four CLK interrupt acknowledge bus cycle and no wait states. If CLks are not shown here, see the Instruction Set section.

EXCEPTION PRIORITIES (Highest to Lowest): Reset; bus error and halt; address error; trace; external (user) interrupts ? through ; illegal instruction; privilege violation; trap, check, and divide by zero.

EXCEPTION PROCESSING: All exception processing is done in the supervisor state including use of the SSP for stacking. Except as noted below, the CPU: 1. Saves SR internally. 2. Forces S=1 and T=0 in SR. 3. Gets the vector number. 4. Pushes the saved SR then the PC onto the stack using the SSP. 5. Loads the PC from the exception vector. 6. Executes a handler routine. The saved PC is usually the address of the first word of the next instruction.

EXCEPTION DESCRIPTIONS

Listed in order of decreasing priority.

(reserved): Reserved for future use by Motorola; do not use

RESET\*: If RESET\* and HALT\* are BOTH input low, the current bus cycle is aborted, and exception processing begins when they return high. The interrupt mask is set to 7 (III=11, II=10, I=11), no stacking occurs, and the SSP and PC are loaded from Vectors 0 and 1. No other CPU registers are affected.

The CPU outputs RESET\* low when it executes the RESET instruction, but no registers are affected.

HALT\*: When HALT\* is input low, the CPU aborts the current bus cycle and floats the address and data busses. When the HALT\* input returns high, the CPU stacks the Program Counter (unpredictable value), the Status Register, and four more words in this order: 1. The first word of the executing instruction; 2. The lower 16 bits of the aborted bus address; 3. The upper 16 bits of the address; 4. Five bits of bus cycle information: Bit 4=1, Bit 3=0 if the CPU was executing the instruction or processing a TRAP, TRAPV, CHK or divide by zero exception; Bit 3=1 if the CPU was processing any other exception; Bits 2-0: FC2-FC0.

When HALT\* and BERR\* are both input low, the CPU will abort the cycle, then re-run it when BERR\* return high. If a bus error occurs during bus or address error exception processing or while reading the vector table, the CPU halts.

HALT\*: When HALT\* is input low (with RESET\* and BERR\* high), the CPU finishes the current bus cycle, stops, and floats the address and data lines. Bus arbitration operates normally during halt. The CPU will continue when HALT\* returns

high. The CPU outputs HALT\* low when it stops because of double bus fault. Then only a low input on RESET\* can restart the CPU. See RESET\* and BERR\*.

ADDRESS ERROR: When the CPU fetches a word from an odd address, it responds as it does for a bus error. If a bus error occurs during address error exception processing, the CPU halts.

TRACE: When T=1 in the SR, an exception is forced after each instruction executes. An exception caused by an instruction is processed before the Trace exception is.

EXTERNAL INTERRUPTS: External logic encodes a priority level on IPL0\*, IPL1\*, IPL2\* (level sensitive). Level 7 is highest and not maskable. Level 1 is lowest. Level 0 is no interrupt. If the encoded level is 7, or greater than III, the CPU starts exception processing after it completes the current instruction.

The CPU sets III to the encoded value when it forces S=1 and T=0 in the SR. The vector number is supplied internally (autovector) if VPA\* is low or externally (Interrupt Acknowledge bus cycle) if BERR\* is low. The Spurious interrupt vector is used. Uninitialized 68000 support chips give vector number 15.

USER INTERRUPTS: These are external interrupts for which external logic provides an 8-bit vector (\$40-\$FF) during the Interrupt Acknowledge bus cycle.

ILLEGAL, EMULATOR, AND UNIMPLEMENTED INSTRUCTIONS: Any invalid instruction opcode will cause an exception. Motorola reserves each of these for future definition except as follows. Opcodes \$4AFA, \$4AFB, and \$4AFC will always cause an Illegal Instruction exception; the first two are reserved for Motorola products, and the third is reserved for customer use.

Anon code with \$0000 or \$FFFF will cause a trap exception, and four bits of the instruction word provide part of the vector number. The TRAP and CHK instructions cause an exception if certain conditions exist when they execute.

BUS ARBITRATION: Determined by the BR\*, BGAK\*, and BGACK\* signals.

PINOUTS 68000 64-Pin DIP, Top View

* means active low.	< and > show direction.	D4 = 1 64-05
= means bidirectional.	D3 = 2 63-06	D3 = 2 63-07
nc means no connection.	D2 = 3 62-07	D2 = 3 62-07
inside.	D1 = 4 61-08	D1 = 4 61-08
	D0 = 5 60-09	D0 = 5 60-09
AS* = 6 59-010	UDS* = 7 58-011	UDS* = 7 58-011
LD* = 8 57-012	R/L* = 9 56-013	R/L* = 9 56-013
DTACK* = 10 55-014	BT* = 11 54-015	BT* = 11 54-015
BGACK* = 12 53-016	BR* = 13 52-017	BR* = 13 52-017
VCC-14 = 11 51-018	VCC-14 = 11 51-018	VCC-14 = 11 51-018
CLK* = 15 50-021	CLK* = 15 50-021	CLK* = 15 50-021
NO-16 = 49-VCC	NO-16 = 49-VCC	NO-16 = 49-VCC
HALT* = 18 48-H20	HALT* = 18 48-H20	HALT* = 18 48-H20
RESET* = 19 47-I19	RESET* = 19 47-I19	RESET* = 19 47-I19
VM-19 = 46-A17	E-C20 = 45-A17	E-C20 = 45-A17
BERR* = 21 44-A16	BERR* = 22 43-A15	BERR* = 22 43-A15
IPL2* = 23 42-A14	IPL1* = 24 41-A13	IPL1* = 24 41-A13
IPL0* = 25 40-A12	FC2* = 26 39-A11	FC2* = 26 39-A11
FC1* = 27 38-A10	FC1* = 27 3	



## 68000

MICRO  
CHART

## INSTRUCTION SET

This table gives the addressing modes for each instruction. The Cycle and Flag Code column gives code for operand sizes, instruction length, timing, and effect on flags. Example: Under ADD, Ds,Dd the flag code A applies to all addressing modes; cycle code 1 applies to ADD,B Ds,Dd and ADD,W Ds,Dd; and cycle code 4 applies to ADD,L Ds,Dd. See Flag and Cycle Code tables.

Oper-  
Inst ands  
Flag Code

ABCD Ds,Dd	B3 C
ABCD -(As),-(Ad)	B42 C
Add 2-digit BCD numbers plus X	
ADD src,Dd	A (add)
Ds	B11 L4
As	W1 L4
(As)	B16 L22
(As)+	B16 L22
-(As)	B11 L29
di16(As)	B18 L45
di18(As,Xn)	B25 L53
addr,W	B18 L45
addr,L	B39 L69
di16(PC)	B18 L45
di18(PC,Xn)	B25 L53
ADD Ds,dst	A (add)
(Ad)	B15 L51
(Ad)+	B15 L51
-(Ad)	B23 L65
di16(Ad)	B35 L73
di18(Ad,Xn)	B46 L83
addr,W	B35 L73
addr,L	B59 L90
ADD A src,Ad	
Ds	W1 L4
As	W1 L4
(As)	W1 L22
(As)+	W1 L22
-(As)	W1 L29
di16(As)	W33 L45
di18(As,Xn)	W44 L53
addr,W	W33 L45
addr,L	W57 L69
di16(PC)	W33 L45
di18(PC,Xn)	W44 L53
#da	W1 L38
Add to Ad	
ADD #da,dst A	
Dd	B18 L38
(Ad)	B35 L90
(Ad)+	B35 L90
-(Ad)	B40 L97
di16(Ad)	B39 L101
di18(Ad,Xn)	B70 L105
addr,W	B59 L101
addr,L	B80 L107
Add immediate	
ADD #da,dst A	
Dd	B11 L4
Ad	W4
(Ad)	B15 L51
(Ad)+	B15 L51
-(Ad)	B23 L65
di16(Ad)	B35 L73
di18(Ad,Xn)	B46 L83
addr,W	B35 L73
addr,L	B59 L90
Add quick immediate	
DATA Ds,Dd	B11 L4 A
(As),-(Ad)	B42 L96
Add operands and X	
(1)	

(A) See ADD, but no Ad,Dd. Logical AND S ANDI (See ADDI) S ANDI #da,B,CR B52 A ANDI #da16,SR W52 A (PI) Logical AND immediate ASL Ds,Dd B15 L10 A/S #da3,dd B15 L10 A/S (Ad) W15 A (Ad)+ W15 A (Ad)- W23 A di16(Ad) W35 A di18(Ad) W46 A addr,W W35 A addr,L W59 A Arithmetic shift left memory word by 1 bit or Dd by count in Ds or immediate data (3); zero fill; last bit out goes to C and X; set V=1 if MSB changes, else V=0. If (Dd)=0 or #da3,0, set flag only; flag code is S

ASR (See ASL) B/S Arithmetic shift right memory word by 1 bit or Dd by count in Ds or immediate data (3); MSB fill; last bit out goes to C and X. If (Ds)=0 or #da3,0, set flag only; flag code is 5

Bcc di8 cc true 11 N cc false 4

Bcc di16 cc true 12 cc false 17

Branch if cond is true; branch out not allowed; cc,T,F not allowed

BCHG Ds,dst V

Ds

(Ad)

(Ad)+

-(Ad)

di16(Ad)

di18(Ad,Xn)

addr,W

addr,L

BCHG #da8,dst	
Ds	L17
(Ad)	B35
(Ad)+	B35
-(Ad)	B46
di16(Ad)	B56
di18(Ad,Xn)	B70
addr,W	B59
addr,L	B80
Flip bit specified by src in location given by dst; put result bit in Z (2)	
BCLR (See BCHG, except V)	
Bs,Dd	L9
#da8,d	L24
Clear bit specified by src in location given by dst; put complement of original bit in Z (2)	
BSR (See BCHG, V)	
Set src in specified by Ds, Dd	
Set src in location given by dst; calculate long word absolute address of operand, and put address in Ad for later use	
LINK As,Dd	36 N
Link and allocate stack space; save As contents on stack, copy new SP into As, and add di16 to SP; SP then points to lowest and As to highest address +1 of stack space; di16 must be 2-bit complement of size; use at start of subroutine to reserve temporary data space on stack; undo with UNLK	
LSL (See ASL) B	
Logical shift left memory word by 1 bit or Dd by count in Ds or immediate data (3); zero fill; last bit out goes to C and X. If (Ds)=0 or #da3,0, set flags only; flag code is S	
DIVS src,Dd T	
Ds	W131
(As)	W132
(As)+	W132
-(As)	W134
di16(As)	W135
di18(As,Xn)	W136
addr,W	W135
di16(PC)	W135
di18(PC,Xn)	W136
#da1	W136
Divide signed long Dd by signed word src, sign remainder (sign same as dividend unless zero) in high word of Dd; if src is zero, cause Divide By Zero Exception; if dividend is larger than a signed word, set V=1, leave Dd unchanged, and end early; N and Z describe quotient but are undefined if V=1; set C=0 always. CLks is max; min is 90% of MAX	
DIUW src,Dd T	
Ds	W124
(As)	W125
(As)+	W125
-(As)	W127
di16(As)	W128
di18(As,Xn)	W129
addr,W	W128
di16(PC)	W128
di18(PC,Xn)	W129
#da1	W129
Divide unsigned long Dd by unsigned word src, put quotient in low word and remainder in high word of Dd; if src is zero, cause Divide By Zero Exception; if dividend is larger than a word, set V=1, leave Dd unchanged, and end early; N and Z are undefined if V=1; set N=MSB of quotient; set Z=1 if quotient is zero; set C=0 always. CLks is max; min is 90% of MAX	
MOVE src,Dd T	
Ds	W124
(As)	W125
(As)+	W125
-(As)	W127
di16(As)	W128
di18(As,Xn)	W129
addr,W	W128
di16(PC)	W128
di18(PC,Xn)	W129
#da1	W129
Move from src to dst; except as follows	
MOVE src,src (PI) and MOVE src,CCR A	
Ds	W13
(As)	W29
(As)+	W29
-(As)	W41
di16(As)	W53
di18(As,Xn)	W66
addr,W	W53
di16(PC)	W53
di18(PC,Xn)	W66
#da1	W53
Move from src to dst; except as follows	
MOVE src,src (PI) and MOVE src,CRC A	
Ds	W13
(As)	W29
(As)+	W29
-(As)	W41
di16(As)	W53
di18(As,Xn)	W66
addr,W	W53
di16(PC)	W53
di18(PC,Xn)	W66
#da1	W53
Check Dd low word against 0 and upper bound; cause exception if less than 0 (MSB=1) or greater than upper bound (0->FF) of 32-bit complement of (38000->FFFF) of upper bound	
CLR Dd	L3 S
(Ad)	B15 L51
(Ad)+	B15 L51
-(Ad)	B23 L65
di16(Ad)	B35 L73
di18(Ad,Xn)	B46 L83
addr,W	B35 L73
addr,L	B59 L90
Clear operand to 0; set N=0, Z=1 (4)	
CMP src,Dd T	
Ds	B11 L3
(As)	B11 L3
(As)+	B16 L22
-(As)	B11 L22
di16(As)	B18 L53
di18(As,Xn)	B25 L53
addr,W	B18 L53
di16(PC)	B18 L53
di18(PC,Xn)	B25 L53
#da1	B18 L53
Compare src to src; subtract src from Dd, set flags, don't change operands; ALT, for example, branches after CMP if Dd is less than src	
CMPA src,Ad T	
Ds	W13
(As)	W13
(As)+	W13
-(As)	W11 L22
di16(As)	W11 L22
di18(As,Xn)	W11 L22
addr,W	W11 L22
di16(PC)	W11 L22
di18(PC,Xn)	W11 L22
#da1	W11 L22
Compare src to src; jump to subroutine; push long word address of next instruction using Sp	

CMPI #da,dst T	
Ds	B18 L27
(Ad)	B18 L58
(Ad)+	B18 L58
-(Ad)	B18 L58
di16(Ad)	B18 L58
di18(Ad,Xn)	B18 L79
addr,W	B18 L58
addr,L	B18 L93
Compare dst to immediate data as CMP (dst - immediate data)	
CMPM (As),-(Ad)+,-(Ad)	
Bs,Dd	L50 T
#da8,d	L24
Clear bit specified by src in location given by dst; put complement of original bit in Z (2)	
CSE (See BCHG, V)	
Set src in specified by Ds, Dd	
Set src in location given by dst; calculate long word absolute address of operand, and put address in Ad for later use	
LINK As,Dd	36 N
Link and allocate stack space; save As contents on stack, copy new SP into As, and add di16 to SP; SP then points to lowest and As to highest address +1 of stack space	
MOVEAs src,Dd	
Ds	CC true 17
(As)	CC false 4
(As)+	CC false 17
-(As)	CC false 17
di16(As)	CC false 17
di18(As,Xn)	CC false 17
addr,W	CC false 17
di16(PC)	CC false 17
di18(PC,Xn)	CC false 17
#da1	CC false 17
Compare Ad to src as CMP (5)	

LEA src,Ad N	
(As)	L1
di16(As)	L8
di18(As,Xn)	L17
addr,W	L8
di16(PC)	L20
di18(PC,Xn)	L17
Load effective address; calculate long word absolute address of operand, and put address in Ad for later use	
LINK As,Dd	36 N
Link and allocate stack space; save As contents on stack, copy new SP into As, and add di16 to SP; SP then points to lowest and As to highest address +1 of stack space	
MOVE Ds,di16(Ad)	
Ds	CC true 17
(As)	CC false 4
(As)+	CC false 17
-(As)	CC false 17
di16(Ad)	CC false 17
di18(Ad,Xn)	CC false 17
addr,W	CC false 17
di16(PC)	CC false 17
di18(PC,Xn)	CC false 17
Load effective address; calculate long word absolute address of operand and push address onto stack for later use	
RESET #da1	108 N
Output RESET#1 line low for 124 CLKs; no CPU reg are affected	
ROL (See ADD, Ds,dst, T)	
Ds	W1 L1
(As)	W1 L1
(As)+	W1 L1
-(As)	W1 L1
di16(As)	W1 L1
di18(As,Xn)	W1 L1
addr,W	W1 L1
di16(PC)	W1 L1
di18(PC,Xn)	W1 L1
#da1	W1 L1
If to CCR, only low byte is affected	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35
di16(PC)	W35
di18(PC,Xn)	W46
#da1	W35
Move from src to dst; except as follows	
MOVE SR,src,N	
Ds	W13
(Ad)	W15
(Ad)+	W15
-(Ad)	W23
di16(Ad)	W35
di18(Ad,Xn)	W46
addr,W	W35