			MCU module (2 x 20-	oin)			Status: Mandatory
	Α	Dir	•		В	Dir	-
1	GND			2	GND		_
3	UART_RX	- 1	Shared UART RX	4	UART_TX	0	Shared UART TX
5	+VAUX	I/O	Backup DC power	6	NRESET	0	Master reset (active low)
7	+3V3	0	DC power	8	NFAULT	I	Fault (active low)
9	SPI3 IRQ	ı	#3 IRQ	10	SYNC	0	Sync output
11	SPI3_CSA	0	#3 Chip select A	12	SSCL	0	Shared I ² C SCL
13	SPI3 CSB	0	#3 Chip select B (#5 IRQ)	14	SSDA	I/O	Shared I ² C SDA
15	GND	Ŭ	cp co.co.c = (c	16	GND	., 0	5.1a. 5a. 1 5 527 1
17	SPI3 SCLK	0	#3 SPI CLK	18	SPI3 MISO	1	#3 MISO
19	SPI2 IRQ	Ī	#2 IRQ	20	SPI3 MOSI	0	#3 MOSI
21	SPI2 CSB	0	#2 Chip select B (#4 IRQ)	22	SPI2 CSA	0	#2 Chip select A
23	SPI2_COB SPI2_SCLK	0	#2 SPI CLK	24	SPI2_MISO	Ī	#2 MISO
25	SPI1_IRQ	Ī	#1 IRQ	26	SPI2_MISO	0	#2 MOSI
27	SPI1_CSB	0	#1 Chip select B	28	SPI1_CSA	0	#1 Chip select A
29	GND			30	SPI2_CSC	0	#2 Chip select C
31	SPI1_MISO	ı	#1 MISO	32	SPI1_SCLK	0	#1 SPI CLK
33	SPI1_MOSI	0	#1 MOSI	34	SPI3_CSC	0	#3 Chip select C
35	+5V	ı	DC power	36	+5V	ı	DC power
37	+12V	ı	DC power	38	+12V	ı	DC power
39	GND			40	GND		
		Б.	Peripheral modules (2 x	14-pin)		F.	Status: Mandatory
	A	Dir	DC nower		В	Dir	Dodgup DC nover
1	+3V3	1	DC power	2	+VAUX		Backup DC power
3	NFAULT		Fault (active low)	4	NRESET	- 1	Module reset (active low)
5	SSCL	ı	Shared I ² C SCL	6	SYNC	I	Sync input
7	GND			8	SSDA	I/O	Shared I ² C SDA
9	CSA	ı	Module Chip select A	10	IRQ	0	Module IRQ
11	GND			12	CSB	ı	Module Chip select B
13	SCLK	ı	Module SPI CLK	14	MISO	0	Module MISO
15	MOSI	ı	Module MOSI	16	GND		
17	A0	i	I ² C Address 0	18	A2	ı	I ² C Address 2
19	A1		I ² C Address 1	20	GND	'	1 6 Addiess 2
	+12V		DC power	22	+12V		DC newer
21		!	•			!	DC power
23	+5V	- 1	DC power	24	+5V	!	DC power
25	GND			26	ВООТ	- 1	Module bootloader select
27	UART RX**	0	Shared UART RX	28	UART TX**	-	Status: Optional* Shared UART TX
21	OART_RX	O	Shared OAKT KX	20	OART_TX	'	Shared OART TX
			AUX PS module (2 x 8	-nia			Status: Recommended
	Α	Dir	•		В	Dir	
1	PE			2	N.C.	0	N.C.
3	+12V	0	DC power	4	+12V	0	DC power
5	+5V	0	DC power	6	+5V	0	DC power
7	GND		•	8	GND		·
9	GND			10	+VAUX	I/O	Backup DC power
11	PWR SSTART	ı	AC soft-start	12	PWR_DIRECT	ı	AC power on
13	SSCL SSCA	i	Shared I ² C SCL	14	SSDA SSDA	1/0	Shared I ² C SDA
15	NFAULT	1/0	Fault (active low)	16	+3V3	1/0	DC power
13	NEAULI	1/0	rault (active low)	10	1373	'	DC power
			Power source module (2 x	10-pir	1)		Status: Optional
	Α	Dir			В	Dir	-
1	IN+	ı	Power positive input	2	IN+	ı	Power positive input
3	IN+	ı	Power positive input	4	IN+	ı	Power positive input
5	IN+	ı	Power positive input	6	OUT+	0	Power positive output
7	OUT+	0	Power positive output	8	OUT+	0	Power positive output
9	OUT+	0	Power positive output	10	OUT+	0	Power positive output
11	OUT-	0	Power negative output	12	OUT-	0	Power negative output
13	OUT-	0	Power negative output	14	OUT-	0	Power negative output
	OUT-						
15 17		0	Power negative output	16	IN-		Power negative input
17	IN-		Power negative input	18	IN-	!	Power negative input
19	IN-	1	Power negative input	20	IN-	1 1	Power negative input

^{*)} The first 26-pin of peripheral module connector is mandatory and last two pin are optional. New versions of DIB specification could introduce even more features but that will require also introduction of larger MCU connector or additional connector for the MCU

^{**)} Connect module UART_RX to master MCU UART_TX and module UART_TX to master MCU UART_RX

	ADIB (2 x 5-pin)						Status: Optional
	Α	Dir			В	Dir	
1	Guard-	-	AIN- guard	2	Guard+	ı	Power positive input
3	AIN-	0	Analog input-	4	AIN+	0	Analog Input+
5	Guard-	- 1	AIN- guard	6	Guard+	ı	Power positive output
7	ID0	0	ADIB module ID0	8	ID2	0	ADIB module ID2
9	ID1	0	ADIB module ID1	10	ID_Gnd	- 1	Master ADIB Gnd

VDIB	module I	D assignment
AUID	moonnei	D assionment

ID	Module name	
1	EEZ DIB SMX46	Switch matrix module
2	EEZ MUX14D	2-wire dual 7:1 (14:1) Multiplexer
3	n/a	
4	n/a	
5	n/a	
6	n/a	
7	n/a	
8	n/a	