



## 1. Description

### 1.1. Project

Project Name	MCU STM32F7 r3B3
Board Name	EEZ BB3 MCU board v0.3
Generated with:	STM32CubeMX 6.2.0
Date	03/31/2021


### 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x9
MCU name	STM32F769IGTx
MCU Package	LQFP176
MCU Pin number	176

### 1.3. Core(s) information

Core(s)	Arm Cortex-M7
---------	---------------

## 2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	PE2	I/O	SPI4_SCK	
2	PE3 *	I/O	GPIO_Output	SPI4_CSB
3	PE4 *	I/O	GPIO_Output	SPI4_NSS
4	PE5	I/O	SPI4_MISO	
5	PE6	I/O	SPI4_MOSI	
6	VBAT	Power		
7	PI8 *	I/O	GPIO_Output	WDG
8	PC13 *	I/O	GPIO_Input	DIN2
9	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
10	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
11	PI9	I/O	LTDC_VSYNC	
12	PI10	I/O	LTDC_HSYNC	
13	PI11	I/O	LTDC_G6	
14	VSS	Power		
15	VDD	Power		
16	PF0	I/O	FMC_A0	
17	PF1	I/O	FMC_A1	
18	PF2	I/O	FMC_A2	
19	PF3	I/O	FMC_A3	
20	PF4	I/O	FMC_A4	
21	PF5	I/O	FMC_A5	
22	VSS	Power		
23	VDD	Power		
24	PF6 *	I/O	GPIO_Output	SPI5_NSS
25	PF7	I/O	SPI5_SCK	
26	PF8	I/O	SPI5_MISO	
27	PF9	I/O	SPI5_MOSI	
28	PF10	I/O	LTDC_DE	
29	PH0/OSC_IN	I/O	RCC_OSC_IN	
30	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
31	NRST	Reset		
32	PC0	I/O	LTDC_R5	
33	PC1	I/O	ETH_MDC	
34	PC2	I/O	ETH_TXD2	
35	PC3	I/O	ETH_TX_CLK	
36	VDD	Power		

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
37	VSSA	Power		
38	VREF+	Power		
39	VDDA	Power		
40	PA0/WKUP	I/O	ETH_CRS	
41	PA1	I/O	ETH_RX_CLK	
42	PA2	I/O	ETH_MDIO	
43	PH2	I/O	FMC_SDCKE0	
44	PH3	I/O	FMC_SDNE0	
45	PH4	I/O	LTDC_G4	
46	PH5	I/O	FMC_SDNWE	
47	PA3	I/O	ETH_COL	
48	BYPASS_REG	Reset		
49	VDD	Power		
50	PA4	I/O	DAC_OUT1	
51	PA5	I/O	LTDC_R4	
52	PA6	I/O	LTDC_G2	
53	PA7	I/O	ETH_RX_DV	
54	PC4	I/O	ETH_RXD0	
55	PC5	I/O	ETH_RXD1	
56	PB0	I/O	LTDC_R3	
57	PB1	I/O	LTDC_R6	
58	PB2 *	I/O	GPIO_Input	NFAULT
59	PF11	I/O	FMC_SDNRAS	
60	PF12	I/O	FMC_A6	
61	VSS	Power		
62	VDD	Power		
63	PF13	I/O	FMC_A7	
64	PF14	I/O	FMC_A8	
65	PF15	I/O	FMC_A9	
66	PG0	I/O	FMC_A10	
67	PG1	I/O	FMC_A11	
68	PE7	I/O	FMC_D4	
69	PE8	I/O	FMC_D5	
70	PE9	I/O	FMC_D6	
71	VSS	Power		
72	VDD	Power		
73	PE10	I/O	FMC_D7	
74	PE11	I/O	FMC_D8	
75	PE12	I/O	FMC_D9	

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
76	PE13	I/O	FMC_D10	
77	PE14	I/O	FMC_D11	
78	PE15	I/O	FMC_D12	
79	PB10	I/O	ETH_RX_ER	
80	PB11	I/O	ETH_TX_EN	
81	VCAP_1	Power		
82	VDD	Power		
83	PH6	I/O	ETH_RXD2	
84	PH7	I/O	ETH_RXD3	
85	PB12	I/O	ETH_TXD0	
86	PB13	I/O	ETH_TXD1	
87	PB14	I/O	SPI2_MISO	
88	PB15	I/O	RTC_REFIN	
89	PD8	I/O	FMC_D13	
90	PD9	I/O	FMC_D14	
91	PD10	I/O	FMC_D15	
92	PD11 *	I/O	GPIO_Output	SPI2_CSB
93	PD12	I/O	TIM4_CH1	LCD_BRIGHTNESS
94	PD13 *	I/O	GPIO_Output	OE_SYNC
95	VSS	Power		
96	VDD	Power		
97	PD14	I/O	FMC_D0	
98	PD15	I/O	FMC_D1	
99	VDDDSI	Power		
100	VCAPDSI	Power		
103	VSSDSI	Power		
106	VDD12DSI	Power		
109	VSSDSI	Power		
111	PG3 *	I/O	GPIO_Output	PWR_SSTART
112	PG4	I/O	FMC_BA0	
113	PG5	I/O	FMC_BA1	
114	PG6	I/O	LTDC_R7	
115	PG7	I/O	LTDC_CLK	
116	PG8	I/O	FMC_SDCLK	
117	VSS	Power		
118	VDDUSB	Power		
119	PC6	I/O	GPIO_EXTI6	ENC_A
120	PC7	I/O	GPIO_EXTI7	ENC_B
121	PC8	I/O	SDMMC1_D0	


Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
122	PC9	I/O	RCC_MCO_2	MCLK_25
123	PA8	I/O	GPIO_EXTI8	SPI2_IRQ
124	PA9	I/O	USB_OTG_FS_VBUS	
125	PA10 *	I/O	GPIO_Input	USB_OTG_FS_ID
126	PA11	I/O	USB_OTG_FS_DM	
127	PA12	I/O	USB_OTG_FS_DP	
128	PA13	I/O	SYS_JTMS-SWDIO	
129	VCAP_2	Power		
130	VSS	Power		
131	VDD	Power		
132	PI0	I/O	LTDC_G5	
133	PI1	I/O	SPI2_SCK	
134	PI3	I/O	SPI2_MOSI	
135	VSS	Power		
136	VDD	Power		
137	PA14	I/O	SYS_JTCK-SWCLK	
138	PA15	I/O	GPIO_EXTI15	SPI5_IRQ
139	PC10	I/O	UART4_TX	UART_TX/DOUT1
140	PC11	I/O	UART4_RX	UART_RX/DIN1
141	PC12	I/O	SDMMC1_CK	
142	PD0	I/O	FMC_D2	
143	PD1	I/O	FMC_D3	
144	PD2	I/O	SDMMC1_CMD	
145	PD3	I/O	LTDC_G7	
146	PD4 *	I/O	GPIO_Input	USB_OTG_FS_OC
147	PD5 *	I/O	GPIO_Output	USB_OTG_FS_PSO
148	VSS	Power		
149	VDDSDMMC	Power		
150	PD6 *	I/O	GPIO_Output	PWR_DIRECT
151	PD7 *	I/O	GPIO_Input	IRQ_TOUCH
152	PG9 *	I/O	GPIO_Input	USER_SW
153	PG10	I/O	LTDC_G3	
154	PG11	I/O	LTDC_B3	
155	PG12	I/O	LTDC_B4	
156	PG13 *	I/O	GPIO_Output	SPI5_CSB
157	PG14 *	I/O	GPIO_Input	SD_DETECT
158	VSS	Power		
159	VDD	Power		
160	PG15	I/O	FMC_SDNCAS	

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
161	PB3	I/O	SYS_JTDO-SWO	
162	PB4 *	I/O	GPIO_Output	SPI2_NSS
163	PB5	I/O	TIM3_CH2	DOUT2
164	PB6	I/O	I2C1_SCL	
165	PB7	I/O	I2C1_SDA	
166	BOOT0	Boot		
167	PB8	I/O	ETH_TXD3	
168	PB9	I/O	GPIO_EXTI9	SPI4_IRQ
169	PE0	I/O	FMC_NBL0	
170	PE1	I/O	FMC_NBL1	
171	PDR_ON	Reset		
172	VDD	Power		
173	PI4 *	I/O	GPIO_Input	ENC_SW
174	PI5	I/O	LTDC_B5	
175	PI6	I/O	LTDC_B6	
176	PI7	I/O	LTDC_B7	

\* The pin is affected with an I/O function



## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	MCU STM32F7 r3B3
Project Folder	/home/denis/BACKUP/EEZ/git-public/modular-psu/mcu/CubeMX
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	Yes
Minimum Heap Size	0x2000
Minimum Stack Size	0x4000

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	Yes
Enable Full Assert	Yes

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_ADC1_Init	ADC1
5	MX_CRC_Init	CRC
6	MX_DAC_Init	DAC
7	MX_DMA2D_Init	DMA2D
8	MX_FMC_Init	FMC
9	MX_I2C1_Init	I2C1
10	MX_LTDC_Init	LTDC
11	MX_RNG_Init	RNG

Rank	Function Name	Peripheral Instance Name
12	MX_RTC_Init	RTC
13	MX_SDMMC1_SD_Init	SDMMC1
14	MX_SPI2_Init	SPI2
15	MX_SPI5_Init	SPI5
16	MX_SPI4_Init	SPI4
17	MX_LWIP_Init	LWIP
18	MX_TIM6_Init	TIM6
19	MX_FATFS_Init	FATFS
20	MX_USB_DEVICE_Init	USB_DEVICE
21	MX_IWDG_Init	IWDG
22	MX_LIBJPEG_Init	LIBJPEG
23	MX_JPEG_Init	JPEG
24	MX_TIM3_Init	TIM3
25	MX_TIM7_Init	TIM7
26	MX_UART4_Init	UART4
27	MX_TIM4_Init	TIM4

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x9
MCU	STM32F769IGTx
Datasheet	DS11532_Rev4

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1


#### 6.4. Sequence

<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP UDM (Under Drive)
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	ICTM FLASH-SingleBank REGON	n/a
<b>CPU Frequency</b>	216 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	118 mA	130 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	462.0	0.0
<b>Ta Max</b>	90.2	104.98
<b>Category</b>	In DS Table	In DS Table

#### 6.5. Results

Sequence Time	1 ms	Average Current	11.92 mA
Battery Life	2 days, 4 hours	Average DMIPS	462.24005 DMIPS

#### 6.6. Chart



## 7. Peripherals and Middlewares Configuration

### 7.1. ADC1

**mode: Vbat Channel**

#### 7.1.1. Parameter Settings:

##### **ADCs\_Common\_Settings:**

Mode Independent mode

##### **ADC\_Settings:**

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

##### **ADC\_Regular\_ConversionMode:**

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel Channel Vbat

Sampling Time **15 Cycles \***

##### **ADC\_Injected\_ConversionMode:**

Number Of Conversions 0

##### **WatchDog:**

Enable Analog WatchDog Mode false

### 7.2. CRC

**mode: Activated**

#### 7.2.1. Parameter Settings:

##### **Basic Parameters:**

Default Polynomial State Enable

Default Init Value State Enable

##### **Advanced Parameters:**

Input Data Inversion Mode None

Output Data Inversion Mode Disable

Input Data Format

Bytes

### 7.3. DAC

**mode: OUT1 Configuration**

#### 7.3.1. Parameter Settings:

##### **DAC Out1 Settings:**

Output Buffer

Enable

Trigger

**Timer 6 Trigger Out event \***

Wave generation mode

Disabled

### 7.4. DMA2D

**mode: Activated**

#### 7.4.1. Parameter Settings:

##### **Basic Parameters:**

Transfer Mode

Memory to Memory

Color Mode

**RGB565 \***

Output Offset

0

##### **Foreground layer Configuration:**

DMA2D Input Color Mode

RGB565

DMA2D ALPHA MODE

No modification of the alpha channel value

Input Alpha

0

Input Offset

0

DMA2D ALPHA Inversion

Regular Alpha

DMA2D Red and Blue swap

Regular mode (RGB or ARGB)

### 7.5. ETH

**Mode: MII**

**mode: Activate Rx Err signal**

#### 7.5.1. Parameter Settings:

##### **Advanced : Ethernet Media Configuration:**

Auto Negotiation

Enabled

Speed

100 MBits/s



Duplex Mode Full Duplex

### General : Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

### Ethernet Basic Configuration:

Rx Mode Interrupt Mode

TX IP Header Checksum Computation By hardware

## 7.5.2. Advanced Parameters:

---

### External PHY Configuration:

PHY DP83848\_PHY\_ADDRESS

PHY Address Value 1

PHY Reset delay these values are based on a 1 ms  
Systick interrupt 0x000000FF \*

PHY Configuration delay 0x000000FF \*

PHY Read TimeOut 0x0000FFFF \*

PHY Write TimeOut 0x0000FFFF \*

### Common : External PHY Configuration:

Transceiver Basic Control Register 0x00 \*

Transceiver Basic Status Register 0x01 \*

PHY Reset 0x8000 \*

Select loop-back mode 0x4000 \*

Set the full-duplex mode at 100 Mb/s 0x2100 \*

Set the half-duplex mode at 100 Mb/s 0x2000 \*

Set the full-duplex mode at 10 Mb/s 0x0100 \*

Set the half-duplex mode at 10 Mb/s 0x0000 \*

Enable auto-negotiation function 0x1000 \*

Restart auto-negotiation function 0x0200 \*

Select the power down mode 0x0800 \*

Isolate PHY from MII 0x0400 \*

Auto-Negotiation process completed 0x0020 \*

Valid link established 0x0004 \*

Jabber condition detected 0x0002 \*

### Extended : External PHY Configuration:

PHY special control/status register Offset 0x10 \*

MII Interrupt Control Register 0x11 \*

MII Interrupt Status and Misc. Control Register

	<b>0x12 *</b>
PHY Link mask	<b>0x0001 *</b>
PHY Speed mask	<b>0x0002 *</b>
PHY Duplex mask	<b>0x0004 *</b>
PHY Enable interrupts	<b>0x0002 *</b>
PHY Enable output interrupt events	<b>0x0001 *</b>
Enable Interrupt on change of link status	<b>0x0020 *</b>
PHY link status interrupt mask	<b>0x2000 *</b>

## 7.6. FMC

### SDRAM 1

**Clock and chip enable: SDCKE0+SDNE0**

**Internal bank number: 4 banks**

**Address: 12 bits**

**Data: 16 bits**

**Byte enable: 16-bit byte enable**

#### 7.6.1. SDRAM 1:

##### **SDRAM control:**

Bank	SDRAM bank 1
Number of column address bits	8 bits
Number of row address bits	12 bits
CAS latency	<b>3 memory clock cycles *</b>
Write protection	Disabled
SDRAM common clock	<b>2 HCLK clock cycles *</b>
SDRAM common burst read	Disabled
SDRAM common read pipe delay	<b>1 HCLK clock cycle *</b>

##### **SDRAM timing in memory clock cycles:**

Load mode register to active delay	<b>2 *</b>
Exit self-refresh delay	<b>7 *</b>
Self-refresh time	<b>4 *</b>
SDRAM common row cycle delay	<b>7 *</b>
Write recovery time	<b>3 *</b>
SDRAM common row precharge delay	<b>2 *</b>
Row to column delay	<b>2 *</b>

## 7.7. I2C1

### I2C: I2C

#### 7.7.1. Parameter Settings:

##### Timing configuration:

I2C Speed Mode	<b>Fast Mode *</b>
I2C Speed Frequency (KHz)	400
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	<b>0x6000030D *</b>

##### Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

## 7.8. IWDG

### mode: Activated

#### 7.8.1. Parameter Settings:

##### Watchdog Clocking:

IWDG counter clock prescaler	<b>16 *</b>
IWDG window value	4095
IWDG down-counter reload value	4095

## 7.9. JPEG

### mode: Activated

#### 7.9.1. Parameter Settings:

##### Version:

JPEG version	jpeg1_v1_0
--------------	------------

### JPEG Software options:

ENCODE	Enabled
DECODE	Enabled
RGB_FORMAT	<b>JPEG_RGB565 *</b>
JPEG_SWAP_RG	0

## 7.10. LTDC

### Display Type: RGB565 (16 bits)

#### 7.10.1. Parameter Settings:

##### Synchronization for Width:

Horizontal Synchronization Width	<b>51 *</b>
Horizontal Back Porch	<b>43 *</b>
Active Width	<b>480 *</b>
Horizontal Front Porch	<b>8 *</b>
HSync Width	50
Accumulated Horizontal Back Porch Width	93
Accumulated Active Width	573
Total Width	581

##### Synchronization for Height:

Vertical Synchronization Height	<b>20 *</b>
Vertical Back Porch	<b>12 *</b>
Active Height	<b>272 *</b>
Vertical Front Porch	<b>8 *</b>
VSynC Height	19
Accumulated Vertical Back Porch Height	31
Accumulated Active Height	303
Total Height	311

##### Signal Polarity:

Horizontal Synchronization Polarity	<b>Active High *</b>
Vertical Synchronization Polarity	Active Low
Not Data Enable Polarity	Active Low
Pixel Clock Polarity	Normal Input

##### BackGround Color:

Red	0
Green	0
Blue	0

### 7.10.2. Layer Settings:

#### **BackGround Color:**

Layer 0 - Blue	0
Layer 0 - Green	0
Layer 0 - Red	0

#### **Windows Position:**

Layer 0 - Window Horizontal Start	0
Layer 0 - Window Horizontal Stop	<b>480 *</b>
Layer 0 - Window Vertical Start	0
Layer 0 - Window Vertical Stop	<b>272 *</b>

#### **Pixel Parameters:**

Layer 0 - Pixel Format	<b>RGB565 *</b>
------------------------	-----------------

#### **Blending:**

Layer 0 - Alpha constant for blending	<b>255 *</b>
Layer 0 - Default Alpha value	<b>255 *</b>
Layer 0 - Blending Factor1	Alpha constant
Layer 0 - Blending Factor2	Alpha constant

#### **Frame Buffer:**

Layer 0 - Color Frame Buffer Start Address	0
Layer 0 - Color Frame Buffer Line Length (Image Width)	<b>480 *</b>
Layer 0 - Color Frame Buffer Number of Lines (Image Height)	<b>272 *</b>

#### **Number of Layers:**

Number of Layers	<b>1 layer *</b>
------------------	------------------

## **7.11. RCC**

**High Speed Clock (HSE): Crystal/Ceramic Resonator**

**Low Speed Clock (LSE) : Crystal/Ceramic Resonator**

**mode: Master Clock Output 2**

### 7.11.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V)	3.3
Flash Latency(WS)	7 WS (8 CPU cycle)

**RCC Parameters:**

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000
LSE Drive Capability	<b>LSE oscillator high drive capability *</b>

**Power Parameters:**

Power Over Drive	Enabled
Power Regulator Voltage Scale	Power Regulator Voltage Scale 1

**7.12. RNG**

**mode: Activated**

**7.13. RTC**

**mode: Activate Clock Source**

**mode: Reference clock detection**

**7.13.1. Parameter Settings:**

**General:**

Hour Format	Hourformat 24
Asynchronous Predivider value	127
Synchronous Predivider value	255

**7.14. SDMMC1**

**Mode: SD 1 bit**

**7.14.1. Parameter Settings:**

**SDMMC parameters:**

Clock transition on which the bit capture is made	Rising transition
SDMMC Clock divider bypass	Disable
SDMMC Clock output enable when the bus is idle	Disable the power save for the clock
SDMMC hardware flow control	<b>The hardware control flow is enabled *</b>
SDMMCCLK clock divide factor	0

## 7.15. SPI2

### Mode: Full-Duplex Master

#### 7.15.1. Parameter Settings:

##### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

##### Clock Parameters:

Prescaler (for Baud Rate)	<b>16 *</b>
Baud Rate	<b>3.375 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

##### Advanced Parameters:

CRC Calculation	<b>Enabled *</b>
CRC Length	Aligned with the data size
CRC Polynomial	X0+X1+X2
NSSP Mode	Enabled
NSS Signal Type	Software

## 7.16. SPI4

### Mode: Full-Duplex Master

#### 7.16.1. Parameter Settings:

##### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

##### Clock Parameters:

Prescaler (for Baud Rate)	<b>16 *</b>
Baud Rate	<b>3.375 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

##### Advanced Parameters:

CRC Calculation	<b>Enabled *</b>
CRC Length	Aligned with the data size
CRC Polynomial	X0+X1+X2

NSSP Mode	Enabled
NSS Signal Type	Software

## 7.17. SPI5

### Mode: Full-Duplex Master

#### 7.17.1. Parameter Settings:

##### Basic Parameters:

Frame Format	Motorola
Data Size	<b>8 Bits *</b>
First Bit	MSB First

##### Clock Parameters:

Prescaler (for Baud Rate)	<b>16 *</b>
Baud Rate	<b>3.375 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

##### Advanced Parameters:

CRC Calculation	<b>Enabled *</b>
CRC Length	Aligned with the data size
CRC Polynomial	X0+X1+X2
NSSP Mode	Enabled
NSS Signal Type	Software

## 7.18. SYS

### Debug: Trace Asynchronous Sw

### Timebase Source: TIM10

## 7.19. TIM3

### Channel2: PWM Generation CH2

#### 7.19.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>100 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>1000 *</b>
Internal Clock Division (CKD)	No Division



auto-reload preload                      Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)                      Disable (Trigger input effect not delayed)  
Trigger Event Selection TRGO                      Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 2:**

Mode                      PWM mode 1  
Pulse (16 bits value)                      0  
Output compare preload                      Enable  
Fast Mode                      Disable  
CH Polarity                      High

## 7.20. TIM4

### Channel1: PWM Generation CH1

#### 7.20.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)                      **3 \***  
Counter Mode                      Up  
Counter Period (AutoReload Register - 16 bits value )                      **999 \***  
Internal Clock Division (CKD)                      No Division  
auto-reload preload                      Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)                      Disable (Trigger input effect not delayed)  
Trigger Event Selection TRGO                      Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:**

Mode                      PWM mode 1  
Pulse (16 bits value)                      **499 \***  
Output compare preload                      Enable  
Fast Mode                      Disable  
CH Polarity                      High

## 7.21. TIM6

### mode: Activated

#### 7.21.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)                      0

Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>2249 *</b>
auto-reload preload	<b>Enable *</b>
<b>Trigger Output (TRGO) Parameters:</b>	
Trigger Event Selection	<b>Update Event *</b>

## 7.22. TIM7

**mode: Activated**

### 7.22.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>215 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>99 *</b>
auto-reload preload	<b>Enable *</b>

#### **Trigger Output (TRGO) Parameters:**

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

## 7.23. UART4

**Mode: Asynchronous**

### 7.23.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate	115200
Word Length	<b>9 Bits (including Parity) *</b>
Parity	<b>Even *</b>
Stop Bits	1

#### **Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### **Advanced Features:**

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable

TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 7.24. USB\_OTG\_FS

**Mode: Device\_Only**

**mode: Activate\_VBUS**

### 7.24.1. Parameter Settings:

Speed	Device Full Speed 12MBit/s
Low power	Disabled
Link Power Management	Disabled
VBUS sensing	Enabled
Signal start of frame	Disabled

## 7.25. FATFS

**mode: SD Card**

### 7.25.1. Set Defines:

#### **Version:**

FATFS version	R0.12c
---------------	--------

#### **Function Parameters:**

FS_READONLY (Read-only mode)	Disabled
FS_MINIMIZE (Minimization level)	Disabled
USE_STRFUNC (String functions)	<b>Disabled *</b>
USE_FIND (Find functions)	<b>Enabled *</b>
USE_MKFS (Make filesystem function)	Enabled
USE_FASTSEEK (Fast seek function)	Enabled
USE_EXPAND (Use f_expand function)	Disabled
USE_CHMOD (Change attributes function)	Disabled
USE_LABEL (Volume label functions)	Disabled
USE_FORWARD (Forward function)	Disabled

#### **Locale and Namespace Parameters:**

CODE_PAGE (Code page on target)	Latin 1
USE_LFN (Use Long Filename)	<b>Enabled with dynamic working buffer on the STACK *</b>
MAX_LFN (Max Long Filename)	255

LFN_UNICODE (Enable Unicode)	ANSI/OEM
STRF_ENCODE (Character encoding)	UTF-8
FS_RPATH (Relative Path)	Disabled

#### Physical Drive Parameters:

VOLUMES (Logical drives)	<b>4</b> *
MAX_SS (Maximum Sector Size)	512
MIN_SS (Minimum Sector Size)	512
MULTI_PARTITION (Volume partitions feature)	Disabled
USE_TRIM (Erase feature)	Disabled
FS_NOFSINFO (Force full FAT scan)	0

#### System Parameters:

FS_TINY (Tiny mode)	Disabled
FS_EXFAT (Support of exFAT file system)	Disabled
FS_NORTC (Timestamp feature)	Dynamic timestamp
FS_REENTRANT (Re-Entrancy)	Enabled
FS_TIMEOUT (Timeout ticks)	1000
USE_MUTEX	Disabled
SYNC_t (O/S sync object)	osSemaphoreId
FS_LOCK (Number of files opened simultaneously)	<b>0</b> *

### 7.25.2. Advanced Settings:

#### SDIO/SDMMC:

SDMMC instance	SDMMC1
Use dma template	Enabled
BSP code for SD	Generic

## 7.26. FREERTOS

### Interface: CMSIS\_V1

#### 7.26.1. Config parameters:

##### API:

FreeRTOS API	CMSIS v1
--------------	----------

##### Versions:

FreeRTOS version	10.2.1
CMSIS-RTOS version	1.02

##### MPU/FPU:

ENABLE_MPU	Disabled
ENABLE_FPU	Disabled

### Kernel settings:

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	7
MINIMAL_STACK_SIZE	<b>1024 *</b>
MAX_TASK_NAME_LEN	16
USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Disabled
USE_COUNTING_SEMAPHORES	Disabled
QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Enabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled
RECORD_STACK_HIGH_ADDRESS	Disabled

### Memory management settings:

Memory Allocation	Dynamic / Static
TOTAL_HEAP_SIZE	<b>131072 *</b>
Memory Management scheme	heap_4

### Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

### Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS	Disabled
USE_TRACE_FACILITY	Disabled
USE_STATS_FORMATTING_FUNCTIONS	Disabled

### Co-routine related definitions:

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

### Software timer definitions:

USE_TIMERS	Disabled
------------	----------

### Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

#### Added with 10.2.1 support:

MESSAGE_BUFFER_LENGTH_TYPE	size_t
USE_POSIX_ERRNO	Disabled

### 7.26.2. Include parameters:

#### Include definitions:

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled
vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled
vTaskDelayUntil	Disabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled
uxTaskGetStackHighWaterMark2	Disabled

### 7.26.3. Advanced settings:

#### Newlib settings (see parameter description first):

USE_NEWLIB_REENTRANT	Disabled
----------------------	----------

#### Project settings (see parameter description first):

Use FW pack heap file	Enabled
-----------------------	---------

## 7.27. LIBJPEG

**mode: Enabled**

### 7.27.1. Config parameters:

#### Version:

LIBJPEG version 8d

#### MW configuration:

Data Stream management type **None \***

FREERTOS Enabled

HAVE\_BOOLEAN Undefined

#### General Settings:

Use FREERTOS Memory Allocator Enabled

## 7.28. LWIP

### mode: Enabled

Advanced parameters are not listed except if modified by user.

#### 7.28.1. General Settings:

##### LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.1.2

##### IPv4 - DHCP Options:

LWIP\_DHCP (DHCP Module) Enabled

##### RTOS Dependency:

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*) Enabled

CMSIS\_VERSION (CMSIS API Version used) CMSIS v1

##### Protocols Options:

LWIP\_ICMP (ICMP Module Activation) Enabled

LWIP\_IGMP (IGMP Module) Disabled

LWIP\_DNS (DNS Module) **Enabled \***

LWIP\_UDP (UDP Module) Enabled

MEMP\_NUM\_UDP\_PCB (Number of UDP Connections) 4

LWIP\_TCP (TCP Module) Enabled

MEMP\_NUM\_TCP\_PCB (Number of TCP Connections) 5

#### 7.28.2. Key Options:

##### Infrastructure - OS Awareness Option:

NO\_SYS (OS Awareness) OS Used

##### Infrastructure - Timers Options:

LWIP\_TIMERS (Use Support For sys\_timeout) Enabled

### Infrastructure - Core Locking and MPU Options:

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection) Enabled

### Infrastructure - Heap and Memory Pools Options:

MEM\_SIZE (Heap Memory Size) 1600

### Infrastructure - Internal Memory Pool Sizes:

MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs) 16

MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks) 4

MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections) 8

MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued) 16

MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

### Pbuf Options:

PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool) 16

PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool) 592

### IPv4 - ARP Options:

LWIP\_ARP (ARP Functionality) Enabled

### Callback - TCP Options:

TCP\_TTL (Number of Time-To-Live Used by TCP Packets) 255

TCP\_WND (TCP Receive Window Maximum Size) 2144

TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets) Enabled

LWIP\_TCP\_SACK\_OUT (Allow Sending Selective Acknowledgements) Disabled

TCP\_MSS (Maximum Segment Size) 536

TCP\_SND\_BUF (TCP Sender Buffer Space) 1072

TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

### Network Interfaces Options:

LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes) Enabled \*

LWIP\_NETIF\_EXT\_STATUS\_CALLBACK (Extended Callback Function for several netif) Disabled

LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes) Enabled

### NETIF - Loopback Interface Options:

LWIP\_NETIF\_LOOPBACK (NETIF Loopback) Disabled

### Infrastructure - Threading Options:

TCPIP\_THREAD\_NAME (TCPIP Thread Name) "tcpip\_thread"

TCPIP\_THREAD\_STACKSIZE (TCPIP Thread Stack Size) 1024

TCPIP\_THREAD\_PRIO (TCPIP Thread Priority Level) 3

TCPIP\_MBOX\_SIZE (TCPIP Mailbox Size) 6

DEFAULT\_THREAD\_NAME (Default LwIP Thread Name) "lwIP"

DEFAULT\_THREAD\_STACKSIZE (Default LwIP Thread Stack Size) 1024

DEFAULT\_THREAD\_PRIO (Default LwIP Thread Priority Level) 3

DEFAULT\_RAW\_RECVMBOX\_SIZE (Default Mailbox Size on a NETCONN Raw) 0

DEFAULT\_TCP\_RECVMBOX\_SIZE (Default Mailbox Size on a NETCONN TCP) 6

DEFAULT\_ACCEPTMBOX\_SIZE (Default Mailbox Size for Incoming Connections) 6

### Thread Safe APIs - Netconn Options:



LWIP\_NETCONN (NETCONN API) Enabled

**Thread Safe APIs - Socket Options:**

LWIP\_SOCKET (Socket API) Enabled

LWIP\_COMPAT\_SOCKETS (BSD-style Socket Functions Names) 1

LWIP\_SOCKET\_OFFSET (Socket Offset Number) 0

LWIP\_SOCKET\_SELECT (Select for Socket) Enabled

LWIP\_SOCKET\_POLL (Poll for Socket) Enabled

7.28.3. PPP:

**PPP Options:**

PPP\_SUPPORT (PPP Module) Disabled

7.28.4. IPv6:

**IPv6 Options:**

LWIP\_IPV6 (IPv6 Protocol) Disabled

7.28.5. HTTPD:

**HTTPD Options:**

LWIP\_HTTPD (LwIP HTTPD Support \*\* CubeMX specific \*\*) Disabled

7.28.6. SNMP:

**SNMP Options:**

LWIP\_SNMP (LwIP SNMP Agent) Disabled

7.28.7. SNTP/SMTP:

**SNTP Options:**

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*) Enabled \*

**SMTP Options:**

LWIP\_SMTP (LWIP SMTP Support \*\* CubeMX specific \*\*) Disabled

7.28.8. MDNS/TFTP:

**MDNS Options:**

LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*) Disabled

**TFTP Options:**

LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*) Disabled

7.28.9. Perf/Checks:

**Sanity Checks:**

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks) Disabled

LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks) Disabled

**Performance Options:**

LWIP\_PERF (Performace Testing for LwIP) Disabled

7.28.10. Statistics:

**Debug - Statistics Options:**

LWIP\_STATS (Statistics Collection) Disabled

7.28.11. Checksum:

**Infrastructure - Checksum Options:**

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*) Enabled

LWIP\_CHECKSUM\_CTRL\_PER\_NETIF (Generate/Check Checksum per Netif) Disabled

CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Disabled

CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled

CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Disabled

CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled

CHECKSUM\_GEN\_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled

CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled

CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets) Disabled

CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets) Disabled

CHECKSUM\_CHECK\_ICMP (Generate Software Checksum for Incoming ICMP Packets) Disabled

CHECKSUM\_CHECK\_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets) Disabled

7.28.12. Debug:

**LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level) All

## 7.29. USB\_DEVICE

### Class For FS IP: Communication Device Class (Virtual Port Com)

#### 7.29.1. Parameter Settings:

##### Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)	1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)	1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)	512
USBD_SELF_POWERED (Enabled self power)	Enabled
USBD_DEBUG_LEVEL (USBD Debug Level)	0: No debug message
USBD_LPM_ENABLED (Link Power Management)	1: Link Power Management supported

##### Class Parameters:

USB CDC Rx Buffer Size	2048
USB CDC Tx Buffer Size	2048

#### 7.29.2. Device Descriptor:

##### Device Descriptor:

VID (Vendor Identifier)	<b>4617 *</b>
LANGID_STRING (Language Identifier)	English(United States)
MANUFACTURER_STRING (Manufacturer Identifier)	<b>EEZ *</b>

##### Device Descriptor FS:

PID (Product Identifier)	<b>8216 *</b>
PRODUCT_STRING (Product Identifier)	<b>MCU Virtual ComPort *</b>
CONFIGURATION_STRING (Configuration Identifier)	CDC Config
INTERFACE_STRING (Interface Identifier)	CDC Interface

\* User modified value

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC2	ETH_TXD2	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC3	ETH_TX_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA0/WKUP	ETH_CRS	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA1	ETH_RX_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA3	ETH_COL	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA7	ETH_RX_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB10	ETH_RX_ER	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PH6	ETH_RXD2	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PH7	ETH_RXD3	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PB8	ETH_TXD3	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PH2	FMC_SDCKE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PH3	FMC_SDNE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PH5	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High *	
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High *	
LTDC	PI9	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI10	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI11	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PC0	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH4	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA5	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA6	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB0	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB1	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI0	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PD3	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG10	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG12	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI5	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI6	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI7	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
RCC	PC14/OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PH0/OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
	PC9	RCC_MCO_2	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	MCLK_25
RTC	PB15	RTC_REFIN	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SDMMC1	PC8	SDMMC1_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	SDMMC1_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PD2	SDMMC1_CMD	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI2	PB14	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PI1	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PI3	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
SPI4	PE2	SPI4_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PE5	SPI4_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PE6	SPI4_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	
TIM3	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	DOUT2
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_BRIGHTNESS
UART4	PC10	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	UART_TX/DOUT1
	PC11	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	UART_RX/DIN1
USB_OTG_FS	PA9	USB_OTG_FS_VBUS	Input mode	No pull-up and no pull-down	n/a	
	PA11	USB_OTG_FS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA12	USB_OTG_FS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High	SPI4_CSB

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					*	
	PE4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>Very High</b> *	SPI4_NSS
	PI8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	WDG
	PC13	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DIN2
	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>Very High</b> *	SPI5_NSS
	PB2	GPIO_Input	Input mode	<b>Pull-up *</b>	<b>n/a</b>	NFAULT
	PD11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>Very High</b> *	SPI2_CSB
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OE_SYNC
	PG3	GPIO_Output	Output Push Pull	<b>Pull-down *</b>	Low	PWR_SSTART
	PC6	GPIO_EXTI6	<b>External Interrupt Mode with Rising/Falling edge</b>	No pull-up and no pull-down	n/a	ENC_A
	PC7	GPIO_EXTI7	<b>External Interrupt Mode with Rising/Falling edge</b>	No pull-up and no pull-down	n/a	ENC_B
	PA8	GPIO_EXTI8	<b>External Interrupt Mode with Falling edge trigger detection</b>	<b>Pull-up *</b>	n/a	SPI2_IRQ
	PA10	GPIO_Input	Input mode	<b>Pull-up *</b>	n/a	USB_OTG_FS_ID
	PA15	GPIO_EXTI15	<b>External Interrupt Mode with Falling edge trigger detection</b>	<b>Pull-up *</b>	n/a	SPI5_IRQ
	PD4	GPIO_Input	Input mode	<b>Pull-up *</b>	n/a	USB_OTG_FS_OC
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USB_OTG_FS_PSO
	PD6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	PWR_DIRECT
	PD7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	IRQ_TOUCH
	PG9	GPIO_Input	Input mode	<b>Pull-up *</b>	n/a	USER_SW
	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>Very High</b> *	SPI5_CSB
	PG14	GPIO_Input	Input mode	<b>Pull-up *</b>	<b>n/a</b>	SD_DETECT
	PB4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>Very High</b> *	SPI2_NSS
	PB9	GPIO_EXTI9	<b>External Interrupt Mode with Falling</b>	<b>Pull-up *</b>	<b>n/a</b>	SPI4_IRQ



IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
			<b>edge trigger detection</b>			
	PI4	GPIO_Input	Input mode	<b>Pull-up *</b>	<b>n/a</b>	ENC_SW

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC1	DMA1_Stream5	Memory To Peripheral	Low
SDMMC1_RX	DMA2_Stream3	Peripheral To Memory	Low
SDMMC1_TX	DMA2_Stream6	Memory To Peripheral	Low
SPI5_RX	DMA2_Stream5	Peripheral To Memory	Low
SPI5_TX	DMA2_Stream4	Memory To Peripheral	Low
SPI4_RX	DMA2_Stream0	Peripheral To Memory	Low
SPI4_TX	DMA2_Stream1	Memory To Peripheral	Low
SPI2_RX	DMA1_Stream1	Peripheral To Memory	Low
SPI2_TX	DMA1_Stream4	Memory To Peripheral	Low
UART4_RX	DMA1_Stream2	Peripheral To Memory	Low

### DAC1: DMA1\_Stream5 DMA request Settings:

Mode: Normal  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: **Byte \***  
 Memory Data Width: **Byte \***

### SDMMC1\_RX: DMA2\_Stream3 DMA request Settings:

Mode: **Peripheral Flow Control \***  
 Use fifo: **Enable \***  
 FIFO Threshold: Full  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: **Word \***  
 Memory Data Width: Word  
 Peripheral Burst Size: **4 Increment \***  
 Memory Burst Size: 4 Increment

### SDMMC1\_TX: DMA2\_Stream6 DMA request Settings:

Mode: **Peripheral Flow Control \***  
 Use fifo:

**Enable \***

FIFO Threshold: Full

Peripheral Increment: Disable

Memory Increment: **Enable \***

Peripheral Data Width: **Word \***

Memory Data Width: Word

Peripheral Burst Size: **4 Increment \***

Memory Burst Size: 4 Increment

*SPI5\_RX: DMA2\_Stream5 DMA request Settings:*

Mode: Normal

Use fifo: Disable

Peripheral Increment: Disable

Memory Increment: **Enable \***

Peripheral Data Width: Byte

Memory Data Width: Byte

*SPI5\_TX: DMA2\_Stream4 DMA request Settings:*

Mode: Normal

Use fifo: Disable

Peripheral Increment: Disable

Memory Increment: **Enable \***

Peripheral Data Width: Byte

Memory Data Width: Byte

*SPI4\_RX: DMA2\_Stream0 DMA request Settings:*

Mode: Normal

Use fifo: Disable

Peripheral Increment: Disable

Memory Increment: **Enable \***

Peripheral Data Width: Byte

Memory Data Width: Byte

*SPI4\_TX: DMA2\_Stream1 DMA request Settings:*

Mode: Normal

Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

*SPI2\_RX: DMA1\_Stream1 DMA request Settings:*

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

*SPI2\_TX: DMA1\_Stream4 DMA request Settings:*

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

*UART4\_RX: DMA1\_Stream2 DMA request Settings:*

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 8.3. NVIC configuration

#### 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream1 global interrupt	true	5	0
DMA1 stream2 global interrupt	true	5	0
DMA1 stream4 global interrupt	true	5	0
DMA1 stream5 global interrupt	true	5	0
ADC1, ADC2 and ADC3 global interrupts	true	5	0
EXTI line[9:5] interrupts	true	5	0
TIM1 update interrupt and TIM10 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	5	0
SDMMC1 global interrupt	true	5	0
UART4 global interrupt	true	5	0
TIM7 global interrupt	true	5	0
DMA2 stream0 global interrupt	true	5	0
DMA2 stream1 global interrupt	true	5	0
DMA2 stream3 global interrupt	true	5	0
DMA2 stream4 global interrupt	true	5	0
Ethernet global interrupt	true	5	0
USB On The Go FS global interrupt	true	5	0
DMA2 stream5 global interrupt	true	5	0
DMA2 stream6 global interrupt	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
SPI2 global interrupt	unused		
FMC global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts		unused	
Ethernet wake-up interrupt through EXTI line 19		unused	
HASH and RNG global interrupts		unused	
FPU global interrupt		unused	
SPI4 global interrupt		unused	
SPI5 global interrupt		unused	
LTDC global interrupt		unused	
LTDC global error interrupt		unused	
DMA2D global interrupt		unused	
JPEG global interrupt		unused	

### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	true
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
DMA1 stream1 global interrupt	false	true	true
DMA1 stream2 global interrupt	false	true	true
DMA1 stream4 global interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true
ADC1, ADC2 and ADC3 global interrupts	false	true	true
EXTI line[9:5] interrupts	false	true	true
TIM1 update interrupt and TIM10 global interrupt	false	true	true
EXTI line[15:10] interrupts	false	true	true
SDMMC1 global interrupt	false	true	true
UART4 global interrupt	false	true	true
TIM7 global interrupt	false	true	true
DMA2 stream0 global interrupt	false	true	true
DMA2 stream1 global interrupt	false	true	true
DMA2 stream3 global interrupt	false	true	true
DMA2 stream4 global interrupt	false	true	true
Ethernet global interrupt	false	true	true

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
USB On The Go FS global interrupt	false	true	true
DMA2 stream5 global interrupt	false	true	true
DMA2 stream6 global interrupt	false	true	true

\* User modified value

## 9. System Views

### 9.1. Category view

#### 9.1.1. Current

##### Middleware

FATFS



FREERTOS



LIBJPEG



LWIP



USB\_DEVICE



##### System Core

##### Analog

##### Timers

##### Connectivity

##### Multimedia

##### Security

##### Computing

CORTEX\_M7



ADC1



RTC



ETH



DMA2D



RNG



CRC



DMA



DAC



TIM3



FMC



JPEG



GPIO



TIM4



I2C1



LTDC



IWDG



TIM6



SDMMC1



NVIC



TIM7



SPI2



RCC



SPI4



SYS



SPI5



UART4



USB\_FS





## 10. Docs & Resources

Type	Link
Datasheet	<a href="http://www.st.com/resource/en/datasheet/DM00273119.pdf">http://www.st.com/resource/en/datasheet/DM00273119.pdf</a>
Reference manual	<a href="http://www.st.com/resource/en/reference_manual/DM00224583.pdf">http://www.st.com/resource/en/reference_manual/DM00224583.pdf</a>
Programming manual	<a href="http://www.st.com/resource/en/programming_manual/DM00237416.pdf">http://www.st.com/resource/en/programming_manual/DM00237416.pdf</a>
Errata sheet	<a href="http://www.st.com/resource/en/errata_sheet/DM00257543.pdf">http://www.st.com/resource/en/errata_sheet/DM00257543.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00167594.pdf">http://www.st.com/resource/en/application_note/CD00167594.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00211314.pdf">http://www.st.com/resource/en/application_note/CD00211314.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00259245.pdf">http://www.st.com/resource/en/application_note/CD00259245.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264321.pdf">http://www.st.com/resource/en/application_note/CD00264321.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264342.pdf">http://www.st.com/resource/en/application_note/CD00264342.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264379.pdf">http://www.st.com/resource/en/application_note/CD00264379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00042534.pdf">http://www.st.com/resource/en/application_note/DM00042534.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00046011.pdf">http://www.st.com/resource/en/application_note/DM00046011.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00072315.pdf">http://www.st.com/resource/en/application_note/DM00072315.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073742.pdf">http://www.st.com/resource/en/application_note/DM00073742.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073853.pdf">http://www.st.com/resource/en/application_note/DM00073853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00080497.pdf">http://www.st.com/resource/en/application_note/DM00080497.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00081379.pdf">http://www.st.com/resource/en/application_note/DM00081379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00129215.pdf">http://www.st.com/resource/en/application_note/DM00129215.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00160482.pdf">http://www.st.com/resource/en/application_note/DM00160482.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00164538.pdf">http://www.st.com/resource/en/application_note/DM00164538.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00164549.pdf">http://www.st.com/resource/en/application_note/DM00164549.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00173083.pdf">http://www.st.com/resource/en/application_note/DM00173083.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00210367.pdf">http://www.st.com/resource/en/application_note/DM00210367.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00220769.pdf">http://www.st.com/resource/en/application_note/DM00220769.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00227538.pdf">http://www.st.com/resource/en/application_note/DM00227538.pdf</a>

Application note [http://www.st.com/resource/en/application\\_note/DM00257177.pdf](http://www.st.com/resource/en/application_note/DM00257177.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272912.pdf](http://www.st.com/resource/en/application_note/DM00272912.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272913.pdf](http://www.st.com/resource/en/application_note/DM00272913.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00226326.pdf](http://www.st.com/resource/en/application_note/DM00226326.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00236305.pdf](http://www.st.com/resource/en/application_note/DM00236305.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00281138.pdf](http://www.st.com/resource/en/application_note/DM00281138.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00296349.pdf](http://www.st.com/resource/en/application_note/DM00296349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00327191.pdf](http://www.st.com/resource/en/application_note/DM00327191.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00287601.pdf](http://www.st.com/resource/en/application_note/DM00287601.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00287603.pdf](http://www.st.com/resource/en/application_note/DM00287603.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00337702.pdf](http://www.st.com/resource/en/application_note/DM00337702.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00354244.pdf](http://www.st.com/resource/en/application_note/DM00354244.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00373474.pdf](http://www.st.com/resource/en/application_note/DM00373474.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00315319.pdf](http://www.st.com/resource/en/application_note/DM00315319.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00356635.pdf](http://www.st.com/resource/en/application_note/DM00356635.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00380469.pdf](http://www.st.com/resource/en/application_note/DM00380469.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00354333.pdf](http://www.st.com/resource/en/application_note/DM00354333.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00395696.pdf](http://www.st.com/resource/en/application_note/DM00395696.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00431633.pdf](http://www.st.com/resource/en/application_note/DM00431633.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00493651.pdf](http://www.st.com/resource/en/application_note/DM00493651.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00536349.pdf](http://www.st.com/resource/en/application_note/DM00536349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00600614.pdf](http://www.st.com/resource/en/application_note/DM00600614.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00725181.pdf](http://www.st.com/resource/en/application_note/DM00725181.pdf)