Skip to content

Conversation

@zejiang0jason
Copy link
Contributor

Add NXP GINT driver
Add the test
Enable driver and test for NXP boards

The GINT peripheral provides grouped GPIO interrupt
functionality, allowing multiple pins to be combined
into a single interrupt source.
Support the peripheral in interrupt controller

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
Add dts nodes in SOC dts files

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
Enable GINT clock during SOC init

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
The test cases cover:
1. Pin enable and disable
2. Edge trigger and level trigger for single pin
3. OR combination and AND combination for multiple pins

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
Set the DTS node to okay status

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
Enable the test case for NXP boards

Signed-off-by: Jason Yu <zejiang.yu@nxp.com>
@zejiang0jason
Copy link
Contributor Author

The DTS compliance fail needs this fix: #100133

@sonarqubecloud
Copy link

@JarmouniA JarmouniA changed the title Add nxp gint driver Drivers: interrupt: Add NXP GINT driver Nov 29, 2025

/* Clear interrupt flag */
ctrl = gint_read_reg(config, GINT_CTRL_OFFSET);
gint_write_reg(config, GINT_CTRL_OFFSET, ctrl);
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Should we firstly check if (ctrl & GINT_CTRL_INT_BIT), then gint_write_reg(config, GINT_CTRL_OFFSET, ctrl); to clear the flag?

{
atomic_inc(&gint_callback_count);

nxp_gint_disable_pin(gint_dev, TEST_PORT_0, TEST_PIN_0);
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Disable the same port pin twice.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants